Advertisement

LegUp High-Level Synthesis

  • Andrew Canis
  • Jongsok Choi
  • Blair Fort
  • Bain Syrowik
  • Ruo Long Lian
  • Yu Ting Chen
  • Hsuan Hsiao
  • Jeffrey Goeders
  • Stephen Brown
  • Jason Anderson
Chapter

Abstract

LegUp is a High-level Synthesis tool under active development at the University of Toronto since 2011. The tool is on its fourth public release, is open source and freely downloadable. LegUp has been the subject of over 15 publications and has been downloaded by over 1500 groups from around the world. In this section, we overview LegUp, its programming model, unique aspects of the tool versus other HLS offerings, and conclude with a case study.

Keywords

Clock Cycle Loop Body Hardware Accelerator Hardware Module Line Buffer 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. [AABC11]
    M. Aldham, J. Anderson, S. Brown, and A. Canis. Low-cost hardware profiling of run-time and energy in FPGA embedded processors. In IEEE Application-specific Systems, Architectures and Processors (ASAP), pages 61–68, 2011.Google Scholar
  2. [Alt10a]
    Altera Corp., San Jose, CA. DE4 Development Board, 2010.Google Scholar
  3. [Alt10b]
    Altera Corp., San Jose, CA. Stratix-IV Data Sheet, 2010.Google Scholar
  4. [CAB13]
    A. Canis, J. Anderson, and S. Brown. Multi-pumping for resource reduction in FPGA high-level synthesis. In IEEE/ACM Design Automation and Test Conference (DATE), pages 194–197, 2013.Google Scholar
  5. [CBA13]
    J. Choi, S. Brown, and J. Anderson. From software threads to parallel hardware in high-level synthesis for FPGAs. In IEEE International Conference on Field-Programmable Technology (FPT), pages 270–277, 2013.Google Scholar
  6. [CBA14a]
    N. Calagar, S. Brown, and J. Anderson. Source-level debugging for FPGA high-level synthesis. In International Conference on Field Programmable Logic and Applications (FPL), 2014.Google Scholar
  7. [CBA14b]
    A. Canis, S. Brown, and J. Anderson. Modulo SDC scheduling with recurrence minimization in high-level synthesis. In International Conference on Field-Programmable Logic and Applications (FPL), 2014.Google Scholar
  8. [CZ06]
    J. Cong and Z. Zhang. An efficient and versatile scheduling algorithm based on SDC formulation. In IEEE/ACM Design Automation Conference (DAC), pages 433–438, 2006.Google Scholar
  9. [GA13]
    M. Gort and J. Anderson. Range and bitmask analysis for hardware optimization in high-level synthesis. In IEEE/ACM Asia and South Pacific Design Automation Conference (ASP-DAC), pages 773–779, 2013.Google Scholar
  10. [GW14]
    J. Goeders and S. Wilton. Effective FPGA debug for high-level synthesis generated circuits. In International Conference on Field Programmable Logic and Applications (FPL), pages 1–8, September 2014.Google Scholar
  11. [GW15]
    J. Goeders and S. Wilton. Using dynamic signal-tracing to debug compiler-optimized HLS circuits on FPGAs. In IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM), May 2015.Google Scholar
  12. [HTHT09]
    Y. Hara, H. Tomiyama, S. Honda, and H. Takada. Proposal and quantitative analysis of the chstone benchmark program suite for practical C-based high-level synthesis. Journal of Information Processing, 17:242–254, 2009.CrossRefGoogle Scholar
  13. [LA04]
    C. Lattner and V. Adve. LLVM: A compilation framework for lifelong program analysis & transformation. In Proceedings of the International Symposium on Code Generation and Optimization: Feedback-directed and Runtime Optimization, CGO ’04, pages 75–88, Washington, DC, USA, 2004. IEEE Computer Society.Google Scholar
  14. [Wei84]
    R. P. Weicker. Dhrystone: A synthetic systems programming benchmark. Commun. ACM, 27(10), pp. 1013–1030, October 1984.CrossRefGoogle Scholar
  15. [ZL13]
    Z. Zhang and B. Liu. SDC-based modulo scheduling for pipeline synthesis. In ICCAD, San Jose, CA, 2013.Google Scholar

Copyright information

© Springer International Publishing Switzerland 2016

Authors and Affiliations

  • Andrew Canis
    • 1
  • Jongsok Choi
    • 1
  • Blair Fort
    • 1
  • Bain Syrowik
    • 1
  • Ruo Long Lian
    • 1
  • Yu Ting Chen
    • 1
  • Hsuan Hsiao
    • 1
  • Jeffrey Goeders
    • 2
  • Stephen Brown
    • 1
  • Jason Anderson
    • 1
  1. 1.Department of Electrical and Computer EngineeringUniversity of TorontoTorontoCanada
  2. 2.Department of Electrical and Computer EngineeringUniversity of British ColumbiaVancouverCanada

Personalised recommendations