Skip to main content

Simulation Results

  • Chapter
  • First Online:
  • 554 Accesses

Abstract

The simulation and synthesis results of the impact of PV on the circuit implementation of synchronous and asynchronous NoC routers under process variation are presented in this chapter. Delay, throughput, and leakage power are determined for SYD and ASD under process variation in Sect. 7.2 using the proposed designs. Furthermore, process variation has a significant impact on the performance of the routing algorithms. The influence of PV on the performance of different routing algorithms and PDCR algorithm is presented in Sect. 7.3.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. Predictive Technology Model [online]. http://www.eas.asu.edu/~ptm

  2. The Nangate Open Cell Library. 45 nm FreePDK [online]. https://www.si2.org/openeda.si2.org/projects/nangatelib/

  3. International Technology Roadmap for Semiconductors (ITRS) (2011) Update. http://public.itrs.net/Files/2011UpdateFinal/2kUdFinal.htm

  4. Chen G, Chen H, Haurylau M et al (2007) Predictions of CMOS compatible on-chip optical interconnect. Integr VLSI J 40(4):434–446

    Article  Google Scholar 

  5. Ben-Itzhak Y, Zahavi E, Cidon I, Kolodny A (2012) HNOCS: modular open-source simulator for heterogeneous NoCs. In: Proceedings of the international conference on embedded computer systems, July 2012, pp 51–57

    Google Scholar 

  6. Varga A (2001) The OMNeT++ discrete event simulation system. In: Proceedings of the European simulation multiconference, June 2001, pp 319–324

    Google Scholar 

  7. Chiu G (2002) The odd-even turn model for adaptive routing. J IEEE Trans Parallel Distrib Syst 11(7):729–738

    Article  Google Scholar 

  8. Nesson T, Johnsson SL (1995) ROMM routing on mesh and torus networks. In: Proceedings of the ACM symposium on parallel algorithms and architectures, pp 275–287

    Google Scholar 

  9. Rameshan N, Ahmed M, Gaur MS et al (2009) QoS aware minimally adaptive XY routing for NoC. In: Proceedings of the international conference on advanced computing and communications

    Google Scholar 

  10. Hu J, Marculescu R (2004) DyAD: smart routing for networks-on-chip. In: Proceedings of the annual design automation conference, pp 260–263

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2015 Springer International Publishing Switzerland

About this chapter

Cite this chapter

Ezz-Eldin, R., El-Moursy, M.A., Hamed, H.F.A. (2015). Simulation Results. In: Analysis and Design of Networks-on-Chip Under High Process Variation. Springer, Cham. https://doi.org/10.1007/978-3-319-25766-2_7

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-25766-2_7

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-25764-8

  • Online ISBN: 978-3-319-25766-2

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics