Abstract
Specific modelling technologies for digital hardware design are typically the synthesizable, cycle-accurate register-transfer level descriptions (VHDL or Verilog RTL) or bit-accurate transaction level models (SystemC TLM). Given nowadays complexity of circuits such as System-on-a-Chip (SoC) for multimedia embedded systems, and of the embedded software interacting with the SoC, there is a need for a higher abstraction level that would ease mastering the interaction, starting from initial conceptual stages of a product development. The Specification and Description Language (SDL) modelling technology allows to describe functional models independently from their implementation. This paper describes a work done by STMicroelectronics and PragmaDev to experiment the use of SDL high level functional description in a typical simple hardware/ software interaction scenario involving interrupts handling.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
Bauer, M., Ecker, W., Zinn, A.: Modeling interrupts for HW/SW co-simulation based on a VHDL/C coupling. In: Mermet, J. (ed.) Electronic Chips & Systems Design Languages, pp. 169–178. Springer, US (2001)
Bran Selic, S.G.: Modelling and Analysis of Real-Time and Embedded Systems with UML and MARTE. Elsevier, Amsterdam (2014)
European Space Agency: System level modelling in systemc (2015). http://www.esa.int/Our_Activities/Space_Engineering_Technology/Microelectronics/System-Level_Modeling_in_SystemC
Ghenassia, F.: Transaction-Level Modelling with SystemC: TLM Concepts and Applications for Embedded Systems. Springer, US (2006)
ITU-T: Message Sequence Chart (MSC): ITU-T recommendation Z.120, International Telecommunication Union - Telecommunication Standardization Sector (2002). http://www.itu.int/rec/T-REC-Z.120/en
ITU-T: Specification and description language - overview of SDL-2010. ITU-T recommendation Z.100, International Telecommunication Union - Telecommunication Standardization Sector (2011). http://www.itu.int/rec/T-REC-Z.100/en
PragmaDev: Real Time Developer Studio Reference manual V4.6 (2015)
STMicroelectronics, ARM and Cadence: Proposed interfaces for interrupt modelling, register introspection and modelling of memory maps (2013). http://forums.accellera.org/files/file/102-proposed-interfaces-for-interrupt-modelling-register-introspection-and-modelling-of-memory-maps-from-stmicroelectronics-arm-and-cadence/
Xu, X., Liu, C.C.: Modeling interrupts for software-based system-on-chip verification. Trans. Comput. Aided Des. Integr. Circ. Syst. 29(6), 993–997 (2010)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2015 Springer International Publishing Switzerland
About this paper
Cite this paper
Gaudin, E., Clouard, A. (2015). An Experiment to Introduce Interrupts in SDL. In: Fischer, J., Scheidgen, M., Schieferdecker, I., Reed, R. (eds) SDL 2015: Model-Driven Engineering for Smart Cities. SDL 2015. Lecture Notes in Computer Science(), vol 9369. Springer, Cham. https://doi.org/10.1007/978-3-319-24912-4_7
Download citation
DOI: https://doi.org/10.1007/978-3-319-24912-4_7
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-24911-7
Online ISBN: 978-3-319-24912-4
eBook Packages: Computer ScienceComputer Science (R0)