Abstract
A hardware implementation of novel hash generator, namely LDHG, is proposed in this paper which is based on a spatiotemporal chaos algorithm. The proposed hash generator includes a spatiotemporal chaos algorithm computing module, message input/output port, data cache and hash code generation module. The hardware design process, security and performance evaluation are presented. Using the message authorization in smart grid as an application example, experimental results show that the proposed hash generator is irreversible, sensitive to the message and chaos parameters. It can efficiently defend the attack of invasion and forgery and the hardware area overhead is relatively low.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
Menezes, A.J., Van Oorschot, P.C., et al.: Applied Cryptography. CRC Press, Boca Raton (1996)
Rivest, R.L.: The MD4 message digest algorithm. In: Menezes, A., Vanstone, S.A. (eds.) CRYPTO 1990. LNCS, vol. 537, pp. 303–311. Springer, Heidelberg (1991)
Rivest, R.L.: The MD5 message-digest algorithm. In: RFC 1321 (1992)
Barreto, P.S.L.M., Rijmen, V.: The whirlpool hashing function. In: First open NESSIE Workshop, pp. 1–20 (2000)
Barreto, P., Nikov, V., Nikova, S., et al.: Whirlwind: a new cryptographic hash function. Des. Codes Crypt. 56 (2–3), 141–162 (2010)
Wang, X., Feng, D., Lai, X., Yu, H.: “Collisions for Hash Functions MD4, MD5, HAVAL-128 and RIPEMD”, Cryptology ePrint Archive: Report, vol. 5, pp. 5–8 (2004)
Wang, X., Lai, X., Feng, D., Chen, H., Yu, X.: Cryptanalysis of the hash functions MD4 and RIPEMD. In: 24th Annual International Conference on the Theory and Applications of Cryptographic Techniques, pp. 1–18 (2005)
Zheng, F., Tian, X., Li, X., Wu, B.: Hash function based on the generalized Henon map. Chin. Phys. B 17 (5), 1685–1690 (2008)
Yang, Q., Gao, T.: One-way hash function based on hyper-chaotic cellular neural network. Chin. Phys. B 17 (7), 2388–2393 (2008)
Long, M., Peng, F., Chen, G.: Constructing a one-way hash function based on the unified chaotic system. Chin. Phys. B 17 (10), 3588–3595 (2008)
Xiao, D., Liao, X., Wang, Y.: Parallel keyed hash function construction based on chaotic neural network. Neurocomputing 72 (10–12), 2288–2296 (2009)
Wang, X., Zhao, J.: Cryptanalysis on a parallel keyed hash function based on chaotic neural network. Neurocomputing 73 (16–18), 3224–3228 (2010)
Li, Y., Xiao, D., Deng, S., Han, Q., Zhou, G.: Parallel hash function construction based on chaotic maps with changeable parameters. Neural Comput. Appl. 20 (8), 1305–1312 (2011)
Wang, Y., Wong, K.-W., Xiao, D.: Parallel hash function construction based on coupled map lattices. Commun. Nonlinear Sci. Numer. Simul. 16 (7), 2810–2821 (2011)
Caponetto, R., Di Mauro, A., Fortuna, L., Frasca, M.: Field programmable analog arrays to implement programmable chua’s circuit. Int. J. Bifurcat. Chaos 15 (5), 1829–1836 (2005)
Zhou, W., Yu, S.: Design and implementation of chaotic generators based on IEEE-754 standard and field programmable gate array technology. Acta Physica Sinaca 57 (8), 4738–4747 (2008)
Zhou, W., Yu, S.: Chaotic digital communication system based on field programmable gate array technology - Design and implementation. Acta Physica Sinaca 58 (1), 113–119 (2009)
Luo, Y., Yu, S., Liu, J.: Design and implementation of image chaotic communication via FPGA embedded ethernet transmission. In: International Workshop on Chaos-Fractals Theories and Applications, pp. 148–152 (2009)
Luo, Y., Du, M.: One-way hash function construction based on the spatiotemporal chaotic system. Chin. Phys. B 21 (6), 060503–060510 (2012)
Nouri, M., Khezeli, A., Ramezani, A., Ebrahimi, A.: A dynamic chaotic hash function based upon circle chord methods. In: 6th International Symposium on Telecommunications (IST), pp. 1044–1049 (2012)
Yi, X.: Hash function based on chaotic tent maps. IEEE Trans. Circuits Syst. II Express Briefs 52 (6), 354–357 (2005)
Deepakumara, J., Heys, H.M., Venkatesan, R.: FPGA Implementation of MD5 Hash Algorithm. In: Canadian Conference on Electrical and Computer Engineering, no. 81, pp. 919–924 (2001)
Acknowledgements
This research was supported by the Guangxi Natural Science Foundation (2014GXNSFBA118271), the Research Project of Guangxi University of China under Grants ZD2014022 and ZD2014124, Guangxi Key Lab of Wireless Wideband Communication & Signal Processing under Grant GXKL0614205, the Education Development Foundation and the Doctoral Research Foundation of Guangxi Normal University, and the State Scholarship Fund of China Scholarship Council.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2015 Institute for Computer Sciences, Social Informatics and Telecommunications Engineering
About this paper
Cite this paper
Luo, Y., Liu, J., Cao, L., Bi, J., Qiu, S. (2015). Hardware Implementation of Cryptographic Hash Function Based on Spatiotemporal Chaos. In: Tian, J., Jing, J., Srivatsa, M. (eds) International Conference on Security and Privacy in Communication Networks. SecureComm 2014. Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, vol 152. Springer, Cham. https://doi.org/10.1007/978-3-319-23829-6_27
Download citation
DOI: https://doi.org/10.1007/978-3-319-23829-6_27
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-23828-9
Online ISBN: 978-3-319-23829-6
eBook Packages: Computer ScienceComputer Science (R0)