Skip to main content
SpringerLink
Log in

Hardware Support for Adaptive Task Scheduler in RTOS

  • Conference paper
  • First Online:
Intelligent Systems Technologies and Applications

Part of the book series: Advances in Intelligent Systems and Computing ((AISC,volume 384))

Abstract

A real-time system is a system that reacts on event in the environment and executes functions based on these within a precise time. Traditionally, because of these strict requirements where the system must not fail in any situation, systems have been constructed from hardware and software components specifically designed for real-time. In embedded system, a real-time operating system (RTOs) is often used to structure the application code and ensure that the deadlines are met. Generally RTOs are implemented in software, which in turns increases computational overheads, jitter and memory footprint which can be reduced even if not remove completely by utilizing latest FPGA technology, which enables the implementation of a full featured and flexible hardware based RTOs. This article is a survey focusing on describing previous work in this domain and conclusion drawn from the research over the years. This paper also proposes the novel FIS based adaptive hardware task scheduler which uses fuzzy logic to model the uncertainty at first stage along with adaptive framework that uses feedback which allows processors share of task running on multiprocessor to be controlled dynamically at runtime. The increased computation overheads resulted from proposed model can be compensated by exploiting the parallelism of the hardware as being migrated to FPGA.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Stewart, D.: Introduction to Real Time. Embedded systems programming, CMP Media, November 2001

    Google Scholar 

  2. Deng, Z., Liu, J.W., Sun, S.: Dynamic scheduling of hard real-time application in open system environment. Tech. Rep., University of Illinois at Urbana-Champaign (1996)

    Google Scholar 

  3. Buttazzo, G., Stankovie, J.A.: RED: robust earliest deadline scheduling. In: Proceeding of 3rd International Workshop Responsive Computing Systems, Lincoln, NH, pp. 100–111 (1993)

    Google Scholar 

  4. Petters, S.M.: Bounding the execution time of real-time task on modern processors. In: Proceeding of 7th International Conference Real-Time Computing Systems and Applications, Cheju Island, pp. 498–502 (2000)

    Google Scholar 

  5. Zhu, J., Lewis, T.G., Jackson, W., Wilson, R.L.: Scheduling in hard real-time applications. IEEE Software 12, 54–63 (1995)

    Google Scholar 

  6. Lindh, L., Sjoholm, S.: VHDL for konsruktion, 3rd edn. (1999). ISBN: 91-44-01250-0

    Google Scholar 

  7. Lindh, L.: FASTCHART - a fast deterministic CPU and hardware based real-time kernel, pp. 36–40, January 1991

    Google Scholar 

  8. Lindh, L., Stanischewski, F.: FASTCHART - performance, benefits and disadvantages of the architecture. In: Proceeding of 5th Euromicro Workshop on Real-Time Systems (1993)

    Google Scholar 

  9. Lindh, L., Stanischewski, F.: FASTCHART- idea and implementation. In: IEEE International Conference on Computer Design (ICCD), Boston, USA, October 1991

    Google Scholar 

  10. Lindh, L.: FASTCHARD – a fast time deterministic hardware based real-time kernel. In: IEEE International Conference on Computer Design (ICCD), Cambrdge, USA, October 1991

    Google Scholar 

  11. Balarin, F., Chiodo, M., Giusto, P., Hsieh, H., Jurecska, A., Lavagno, L., Passerone, C., Sangiovanni-Vincentelli, A., Sentovich, E., Suzuki, K., Tabbara, B.: Hardware-Software Co-Design of Embedded Systems: The POLIS Approach. Kluwer Academic Publishers (1997)

    Google Scholar 

  12. Berry, G., Gonthier, G.: The Esterel Synchronous Programming Language: Design, Semantics, Implementations. Journal Science of Computer Programming archive, Elsevier North-Holland, Inc. Amsterdam, The Netherlands 19(2), 87–152, November 1992

    Google Scholar 

  13. Boussinot, F., De Simone, R.: The ESTEREL Language. Proceedings of the IEEE 79(9), 1293–1303 (1991)

    Article  Google Scholar 

  14. Buck, J.T., Ha, S., Lee, E.A., Messerschmitt, D.G.: Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems. International Journal of Computer Simulation, special issue on “Simulation Software Development”, 155–182, April 1994

    Google Scholar 

  15. Lindh, L.: FASTHARD - a fast time deterministic hardware based real-time kernel. In: 4th Euromicro Workshop on Proceedings of Real-Time Systems, pp. 21–25, June 1992

    Google Scholar 

  16. Lindh, L., Starner, J., Furunas, J.: From single to multiprocessor real-time kernels in hardware. pp. 42–43, May 1995

    Google Scholar 

  17. Ernst, R., Henkel, J., Benner, T., Ye, W., Holtmann, U., Herrman, D., Trawny, M.: The COSYMA environment for hardware software co-synthesis of small embedded systems. IEEE Micro, 159–166 (1996)

    Google Scholar 

  18. Osterling, A., Benner, T., Ernst, R., Herman, D., Scholz, T., Ye, W.: The COSYMA system. In: Hardware Software Co-Design: Principles and Practice. Kluwer Academic Publishers (1997)

    Google Scholar 

  19. Ernst, R., Ye, W.: Embedded program timing analysis based on path clustering and architecture classification. In: Proceedings of the International Conference on Computer-Aided Design, Santa Clara, CA, pp. 598–604, November 1997

    Google Scholar 

  20. Henkel, J., Ernst, R.: A path –based technique for estimating hardware runtime in HW SW-cosynthesis. In: Proceeding of the International Symposium on System Synthesis, pp. 116–121, September 1995

    Google Scholar 

  21. Adomat, J., Furunas, J., Lindh, L., Starner, J.: Real-time kernel in hardware RTU: a step towards deterministic and high-performance real-time systems. In: Proceedings of the 8th Euromicro Workshop on Real-Time Systems, L’Aquila, pp. 164–168, June 1996

    Google Scholar 

  22. Lindh, L., Klevin, T., Klevin, L.L.T., Furunäs, J.: Scalable architecture for real-time applications sara. In: CAD & CG 1999, pp. 208–211 (1999)

    Google Scholar 

  23. Samuelsson, T., Åkerholm, M., Nygren, P., Starner, J., Lindh, L.: A comparison of multiprocessor real-time operating systems implemented in hardware and software. In: International Workshop on Systems Implemented in Hardware and Software, Advanced Real-Time Operating System Services (ARTOSS) (2003)

    Google Scholar 

  24. J. Lee, Mooney III, V.J., Daleby, A., Ingstrom, K., Klevin, T., Lindh, L.: A comparison of the RTU hardware RTOS with a hardware/software RTOS. In: Proceeding ASP-DAC 2003 Design Automation Conference Asia and South Pacific, ACM New York, USA, pp. 683–688, January 2003

    Google Scholar 

  25. Nordstrom, S., Lindh, L., Johansson, L., Skoglund, T.: Application specific real-time microkernel in hardware. In: Proceedings of 14th IEEE-NPSS Real Time Conference, pp. 4–9, June 2005

    Google Scholar 

  26. Nordstrom, S., Asplund, L.: Configurable hardware/software support for single processor real-time kernels, pp. 1–4, November 2007

    Google Scholar 

  27. Nakano, T., Utama, A., Itabashi, M., Shiomi, A., Imai, M.: Hardware implementation of a real-time operating system. In: Proceeding of IEEE International Symposium of 12th TRON Project, Tokoy, Japan, pp. 34–42, November 1995

    Google Scholar 

  28. Gupta, R.: Co-Synthesis of Hardware and Software for Digital Embedded Systems. The Springer International Series in Engineering and Computer Science, vol. 329 (1995)

    Google Scholar 

  29. DeMicheli, G., Gupta, R., Ku, D.C., Mailhot, F., Truong, T.: The Olympus Synthesis System for Digital Design. Design & Test of Computers, IEEE 7(5), 37–53 (1990)

    Article  Google Scholar 

  30. Ku, D.C., DeMicheli, G.: HardwareC – a language for hardware design Ver 2.0. CSL Technical Report CSL-TR-90-419, Stanford, April 1990

    Google Scholar 

  31. Chou, P., Borriello, G., Ortega, R.B.: Embedded system co-design: towards portability and rapid integration. In: De Micheli, G., Sami, M. (eds.) Hardware/Software Co-Design. Kluwer Acadmic Publishers, pp. 243–264 (1996)

    Google Scholar 

  32. Chou, P., Ortega, R., Borriello, G.: The chinook hardware software co-synthesis system. In: Proceedings of the International Symphosium on System Synthesis, pp. 22–27, September 1995

    Google Scholar 

  33. Chou, P., Borriello, G.: Software scheduling in the co-synthesis of reactive real-time systems. In: Proceedings of the 31st Design Automation Conference, pp. 1–4, June 1994

    Google Scholar 

  34. Chou, P., Walkup, E., Borriello, G.: Scheduling for Reactive Real-Time Systems. IEEE Micro archive Journal, IEEE Computer Society Press Los Alamitos, CA, USA 14(4), 37–47, August 1994

    Google Scholar 

  35. Chou, P., Ortega, R., Borriello, G.: Synthesis of the hardware software interface in microcontroller-based systems. In: Proceedings of the International Conference on Computer-Aided Design, Santa Clara, pp. 488–495, November 1992

    Google Scholar 

  36. Ku, D., De Micheli, G.: High-level Synthesis of ASICs under Timing and Synchronization Constraints. Kluwer Academic Publishers, Norwell (1992). ISBN: 0-7923-9244-2

    Book  Google Scholar 

  37. Hines, K., Borriello, G.: Optimizing communication in embedded system co-simulation. In: International Workshop on Hardware Software Co-Design, pp. 121–125 (1997)

    Google Scholar 

  38. Ortega, R., Borriello, G.: Communication synthesis for embedded systems with global considerations. In: International Workshop on Hardware Software Co-Design, pp. 69–73 (1997)

    Google Scholar 

  39. De Man, H., Blosens, I., Lin, B., Van Rompaey, K., Vercauteren, S., Verkest, D.: Co-design of DSP systems. In: De Micheli, G., Sami, M. (eds.) Hardware/Software Co-Design. Kluwer Academic Publishers, pp. 75–104 (1996)

    Google Scholar 

  40. De Man, H., Verkest, D., Van Rompary, K., Bolsens, I.: Coware – A Design Environment for Heterogeneous Hardware Software Systems. Design Automation of Embedded Systems, 357–386, October 1996

    Google Scholar 

  41. De Man, H., Vercauteren, S., Lin, B.: Constructing application specific heterogeneous embedded architectures from custom HW SW applications. In: Proceedings of the Design Automation Conference, pp. 521–526, June 1996

    Google Scholar 

  42. De Man, H., Vercauteren, S., Lin, B.: Embedded architecture co-synthesis and system integration. In: Proceedings of 4th International Workshop on Hardware/Software Co-Design, Pittsburgh, PA, pp. 2–9, March 1996

    Google Scholar 

  43. De Man, H., Van Rompaey, K., Verkest, D., Bolsens, I.: Coware – a design environment for heterogeneous hardware software systems. In: Proceedings of the European Design Automation Conference, pp. 252–257, September 1996

    Google Scholar 

  44. Santarini, M.: CoWare revs tool for SoC platform design. Electronic Engineering Times, pp. 54–58, August 2000

    Google Scholar 

  45. Willekens, P., Devisch, D., Van Canneyt, M., Conflitti, P., Genin, D.: Algorithm Specification in DSP Station using Data Flow Language. DSP Applications, pp. 8–16, January 1994

    Google Scholar 

  46. Brandenburg, B., Calandrino, J., Leontyev, H., Block, A., Devi, U., Anderson, J.: LITMUSRT: a test-bed for empirically comparing real-time multiprocessor schedulers. In: Proceedings of the 27th IEEE Real-Time Systems Symposium, pp. 111–123, December 2006

    Google Scholar 

  47. Brandenburg, B., Anderson, J.: A comparison of the M-PCP, D-PCP, and FMLP on LITMUSRT. In: Proceedings of the 12th International Conference on Principles of Distributed Systems, pp. 105–124, December 2008

    Google Scholar 

  48. Brandenburg, B., Block, A., Calandrino, J., Devi, U., Leontyev, H., Anderson, J.: LITMUSRT: a status report. In: Proceedings of the 9th Real-Time Linux Workshop, pp. 107–123, November 2007

    Google Scholar 

  49. Mollison, M., Brandenburg, B., Anderson, J.: Towards unit testing real-time schedulers in LITMUSRT. In: Proceedings of the 5th International Workshop on Operating Systems Platforms for Embedded Real-Time Applications, pp. 33–39, July 2009

    Google Scholar 

  50. Cerqueira, F., Brandenburg, B.: A comparison of scheduling latency in linux, PREEMPT-RT, and LITMUSRT. In: Proceedings of the 9th Annual Workshop on Operating Systems Platforms for Embedded Real-Time applications, pp. 19–29, July 2013

    Google Scholar 

  51. Spliet, R., Vanga, M., Brandenburg, B., Dziadek, S.: Fast on average, predictable in the worst case: exploring real-time futexes in LITMUSRT. In: Proceedings of the 35th IEEE Real-Time Systems Symposium, Rome, Italy, pp. 96–105, December 2014

    Google Scholar 

  52. Parisoto, A., Souza Jr., A., Carro, L., Pontremoli, M., Pereira, C., Suzim, A.: F-timer: dedicated FPGS to real-time systems design support. In: Proceeding of 9th Euromicro Workshop on RTS, Toledo, Spain, pp. 35–40, June 1997

    Google Scholar 

  53. Stankovic, J., Ramamritham, K.: The spring kernel: a new paradigm for real-time systems. Software, IEEE 8(3), 62–72 (1991)

    Article  Google Scholar 

  54. Stankovic, J., Burleson, W., Ko, J., Niehaus, D., Ramamritham, K., Wallace, G., Weems, C.: The spring scheduling coprocessor: a scheduling accelerator. IEEE Transactions on Very Large Scale Integration Systems 7, 38–47 (1999)

    Article  Google Scholar 

  55. Hildebrandt, J., Golatowski, F., Timmermann, D.: Scheduling coprocessor for enhanced least-laxity-first scheduling in hard real-time systems. In: Proceedings of the 11th Euromicro Conference on Real-Time Systems, pp. 208–215 (1999)

    Google Scholar 

  56. Hildebrandt, J., Timmermann, D.: An FPGA based scheduling coprocessor for dynamic priority scheduling in hard real-time systems. In: Grünbacher, H., Hartenstein, R.W. (eds.) FPL 2000. LNCS, vol. 1896, pp. 777–780. Springer, Heidelberg (2000)

    Chapter  Google Scholar 

  57. Morton, A., Loucks, W.: A hardware/software kernel for system on chip designs. In: Proceeding of the 2004 ACM Symposium on Applied Computing, Nicosia, Cyprus, pp. 869–875 (2004)

    Google Scholar 

  58. Kuacharoen, P., Shalan, M., Mooney III, V.: A configurable hardware scheduler for real-time systems. In: Proceeding of International Conference on Engineering of Reconfigurable Systems and Algorithms, Nevada, USA (2003)

    Google Scholar 

  59. Mooney, V., Hartenstein, R., Grünbacher, H. (eds.), vol. 1896 of Lecture Notes in Computer Science, pp. 777–780. Springer Berlin / Heidelberg (2000). doi:10.1007/3-540-44614-1_83

    Google Scholar 

  60. Mooney, V., Lee, J., Ryu, K.: A framework for automatic generation of configuration files for a custom hardware/software RTOS. In: Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA 2002), pp. 31–37, June 2002

    Google Scholar 

  61. Mooney, V., Blough, D.: A Hardware/Software Real-Time Operating System Framework for SOCs. Design & Test of Computers, IEEE 19(6), 44–51 (2002). USA

    Article  Google Scholar 

  62. Mooney, V.: Hardware/software partitioning of operating systems. In: Proceeding of Conference and Exhibition on Design, Automation and Test in Europe. IEEE, Munich, pp. 339–339 (2003)

    Google Scholar 

  63. Mooney, V., Lee, J.: Hardware/software partitioning of operating systems: focus on deadlock detection and avoidance. In: IEEE Proceeding, Computer and Digital Techniques, UK, pp. 167–182, July 2005

    Google Scholar 

  64. Akgul, B., Mooney, V., Thane, H., Kuacharoen, P.: Hardware support for priority inheritance. In: Proceeding of 24th IEEE International Real-Time Systems Symposium, Cancun, Mexico, pp. 246–255 (2003)

    Google Scholar 

  65. Lee, J., Mooney III, V.: RTPOS: a novel deadlock avoidance algorithm and its hardware implementation. In: CODES+ISSS 2004 Proceedings of the international conference on Hardware/Software Codesign and System Synthesis, pp. 200–205. IEEE Computer Society, Washington, DC (2004)

    Google Scholar 

  66. Mooney III, V., Kuacharoen, P., Shalan, M.A.: A configurable hardware scheduler for real-time systems. In: Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, pp. 96–101. CSREA Press (2003)

    Google Scholar 

  67. Wirthlin, M., Hutchings, B., Gilson, K.: The nano processor: a low resource reconfigurable processor. In: IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, pp. 23–30, April 1994

    Google Scholar 

  68. Dick, R., Lakshminarayana, G., Raghunathan, A., Jha, N.: Power analysis of embedded operating systems. In: proceedings of the 37th Design Automation Conference, Los Angeles, CA, pp. 312–315, June 2000

    Google Scholar 

  69. Kuacharoen, P., Shalan, M.A., Mooney III, V.J.: A configurable hardware scheduler for real-time systems. In: Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA 2003), Las Vegas, USA, pp. 96–101, June 2003

    Google Scholar 

  70. Moon, S.W., Rexford, J., Shin, K.: Scalable Hardware Priority Queue Architectures for High-Speed Packet Switches. IEEE Transaction on Computers 49(11), 1215–1226 (2000)

    Article  Google Scholar 

  71. Kohout, P., Ganesh, B., Jacob, B.: Hardware support for real-time operating systems. In: Proceeding of First IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2003), Newport Beach CA, pp. 45–51, October 2003

    Google Scholar 

  72. Vetromille, M., Ost, L., Marcon, C., Reif, C., Hessel, F.: RTOS scheduler implementation in hardware and software for real time applications. In: 17th IEEE International Workshop on Rapid System Prototyping, pp. 163–168, June 2006

    Google Scholar 

  73. Chandra, S., Regazzoni, F., Lajolo, M.: Hardware/software partitioning of operating systems: a behavioral synthesis approach. In: Proceedings of the 16th ACM Great Lakes symposium on VLSI, GLSVLSI 2006, NY, USA, pp. 324–329. ACM (2006)

    Google Scholar 

  74. Murtaza, Z., Khan, S., Rafique, A., Bajwa, K., Zaman, U.: Silicon real time operating system for embedded DSPs. In: ICET 2006: Proceedings of International Conference on Emerging Technologies, Peshwar, pp. 188–191. IEEE, November 2006

    Google Scholar 

  75. Song, M., Hong, S.H., Chung, Y.: Reducing the overhead of real-time operating system through reconfigurable hardware. In: proceedings of 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, pp. 311–316, August 2007

    Google Scholar 

  76. Oliveira, A.S.R., Almeida, L., Ferrari, A.B.: The ARPA-MT embedded SMT processor and its RTOS hardware accelerator. IEEE Transactions on Industrial Electronics 58(3), 890–904 (2011)

    Article  Google Scholar 

  77. Almeida, L., Oliveira, A.S.R., Ferrari, A.B.: A specialized and predictable processor for real-time systems. In: Workshop on Application Specific Processors, pp. 32–38, November 2009

    Google Scholar 

  78. Almeida, L., Silva, N., Oliveira, A., Santos, R.: The OReK real-time micro kernel for FPGA-based systems-on-chip. In: Proceedings of 6th Workshop on Embedded Systems for Real-time Multimedia, (ESTImedia 2008). IEEE Xplore, Atlanta Georgia, pp. 75–80, October 2008

    Google Scholar 

  79. Wu, Z., Li, H., Gao, Z., Sun, J., Li, J.: An improved method of task context switching in OSEK operating system. In: 20th International Conference on Advanced Information Networking and Applications, AINA 2006, p. 6, April 2006

    Google Scholar 

  80. Zhou, X., Petrov, P.: Rapid and low-cost context-switch through embedded processor customization for real-time and control applications, DAC San Francisco, CA, pp. 352–357, July 2006

    Google Scholar 

  81. So, K.-H., Brodersen, R.W.: Improving usability of FPGA-based reconfigurable computers through operating system support. In: Proceedings of 2006 International Conference on Field Programmable Logic and Applications (FPL), pp. 349–354, August 2006

    Google Scholar 

  82. Maruyama, N., Ishihara, T., Yasuura, H.: An RTOS in hardware for energy efficient software-based TCP/IP processing. In: IEEE Symposium on Application Specific Processors, pp. 58–63, June 2010

    Google Scholar 

  83. Danne, K., Muehlenbernd, R., Platzner, M.: Executing hardware tasks on dynamically reconfigurable devices under real-time conditions. In: 16th International Conference on Field Programmable Logic and Applications, pp. 541–546 (2006)

    Google Scholar 

  84. Gotz, M., Dittmann, F.: Reconfigurable microkernel-based RTOS: mechanisms and methods for run-time reconfiguration. In: Proceedings of IEEE International Conference on Reconfigurable Computing and FPGA’s (ReConFig 2006), pp. 1–8, 2006

    Google Scholar 

  85. Mei, B., Vernalde, S., Verkest, D., Lauwereins, R.: Design methodology for a tightly coupled VLIW/reconfigurable matrix architecture: a case study. In: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 1224–1229. IEEE Computer Society, Washington, DC, February. 2004

    Google Scholar 

  86. Walder, H., Platzner, M.: A runtime environment for reconfigurable hardware operating systems. In: Becker, J., Platzner, M., Vernalde, S. (eds.) FPL 2004. LNCS, vol. 3203, pp. 831–835. Springer, Heidelberg (2004)

    Chapter  Google Scholar 

  87. Wigley, G.B., Kearney, D.A., Warren, D.S.: Introducing ReConfigME: an operating system for reconfigurable computing. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol. 2438, pp. 687–697. Springer, Heidelberg (2002)

    Chapter  Google Scholar 

  88. So, H.K.-H., Changqing, X., Mei, W., Nan, W., Chunyuan, Z.: Extending BORPH for shared memory reconfigurable computers field programmable logic and applications (FPL). In: 22nd International Conference on IEEE Improving Usability of FPGA-Based Reconfigurable Computers Through Operating System Support, Oslo, pp. 563–566, August 2012

    Google Scholar 

  89. So, H.K.-H., Broderson, R.W.: BORPH: an operating system for FPGA-based reconfigurable computers. DAC University of California, Berkeley, Technical Report No. UCB/EECS, pp. 92–96, July 2007

    Google Scholar 

  90. So, H.K.-H., Brodersen, R.W.: A unified hardware/software runtime environment for FPGA-based reconfigurable computers using BORPH. ACM Transactions on Embedded Computing Systems (TECS) TECS Homepage archive 7(2), February 2008. Article No. 14, ACM New York, USA

    Google Scholar 

  91. Brodersen, W., Tkachenko, R., So, H.K.-H.: A unified hardware/software runtime environment for FPGA-based reconfigurable computers using BORPH. In: Proceedings of the 4th International Conference on Hardware/Software Co-design and System Synthesis, pp. 259–264. IEEE, October 2006

    Google Scholar 

  92. Lange, A.B., Andersen, K.H., Schultz, U.P., Sørensen, A.S.: HartOS - a hardware implemented RTOS for hard real-time applications. In: Proceedings of the 11th IFAC/IEEE International Conference on Programmable Devices and Embedded Systems, Brno, Czech Republic (2012)

    Google Scholar 

  93. Lange, A.B.: Hardware RTOS for FPGA based embedded systems. Master’s thesis, University of Southern Denmark. http://www.hartos.dk/publications/thesis/hartos.pdf (accessed on November 2015)

  94. Kohout, P., Ganesh, B., Jacob, B.: Hardware support for real-time operating systems. In: Proceedings of the First IEEE/ACM/IFIP International Conference on HW/SW co-design and System Synthesis, pp. 45–51 (2003)

    Google Scholar 

  95. Kuacharoen, P., Shalan, M.A., Mooney III, V.J.: A configurable hardware scheduler for real-time systems. In: Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, pp. 96–101 (2003)

    Google Scholar 

  96. Sabeghi, M., Naghibzadeh, M., Taghavi, T.: Scheduling non-preemptive periodic task in soft real-time systems using fuzzy inference. In: 9th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC), April 2006

    Google Scholar 

  97. Hamzeh, M., Fakhraie, S.M., Lucas, C.: Soft real-time fuzzy task scheduling for multiprocessor systems. International Journal of Intelligent Technology 2(4), 211–216 (2007)

    Google Scholar 

  98. Mamdami, E.H., Assilian, S.: An experiment in linguistic synthesis with a fuzzy logic controller. International Journal of Man-Machine Studies 7(1), 1–13 (1975)

    Article  Google Scholar 

  99. Sugeno, M.: Industrial applications of fuzzy control. Elsevier Science Inc., New York (1985)

    Google Scholar 

  100. Siar, H., Nabavi, S.H., Shahaboddin, S.: Static task scheduling in cooperative distributed systems based on soft computing techniques. Australian Journal of Basic and Applied Sciences 4(6), 1518–1526 (2010)

    Google Scholar 

  101. Dubois, D., Fargier, H., Fortemps, P.: Fuzzy scheduling: modelling flexible constraints vs. coping with incomplete knowledge. European Journal of Operational Research 147(2), 231–252 (2003)

    Article  MathSciNet  MATH  Google Scholar 

  102. Jang, J.S.R.: ANFIS: Adaptive-Network-based Fuzzy Inference Systems. IEEE Transactions on Systems, Man, and Cybernetics 23(3), 665–685 (1993)

    Article  Google Scholar 

  103. Lindh, L., Stärner, J., Furunäs, J.: From single to multiprocessor real-time kernels in hardware. In: IEEE Real Time Technology and Applications Symposium, Chicago, May 1995

    Google Scholar 

  104. Furunäs, J., Adomat, J., Lindh, L., Stärner, J., Vörös, P.: A prototype for interprocess communication support, in hardware in real-time systems. In: Proceedings of EUROMICRO Workshop, Toledo, Spain, pp. 18–24, June 1997

    Google Scholar 

  105. Lindh, L.: A real-time kernel implemented in one chip. In: Real-Time Workshop. IEEE Press, Oulu, June 1993

    Google Scholar 

  106. Adomat, J., Furunäs, J., Lindh, L., Stärner, J.: Real-time kernel in hardware RTU: a step towards deterministic and high-performance real-time systems. In: Proceedings of the Euromicro Workshop on Real-Time Systems, L’Aquila, Italy, June 1996

    Google Scholar 

  107. Lindh, L.: Utilization of Hardware Parallelism in Realizing Real Time Kernels. Doctoral Thesis, TRITA – TDE 1994:1, ISSN 0280-4506, ISRN KTH/TDE/FR-94/1-SE, Department of Electronics, Royal Institute of technology, Stockholm, Sweden, 1994, November 2015

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Computer Science & Engineering, Prof. Ram Meghe College of Engineering & Management, Badnera-Amravati, India

    Dinesh G. Harkut

  2. Prof. Ram Meghe College of Engineering & Management, Badnera-Amravati, India

    M. S. Ali

Authors
  1. Dinesh G. Harkut
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. M. S. Ali
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Dinesh G. Harkut .

Editor information

Editors and Affiliations

  1. Dipartimento di Ingegneria dell’ Informazione (DINFO) , Universita degli Studi di Firenze, Firenze, Italy

    Stefano Berretti

  2. School of CS/IT, Indian Institute of Information Tech. and Management – Kerala (IIITM-K), Trivandrum, Kerala, India

    Sabu M. Thampi

  3. Indian Institute of Management Rohtak, Rohtak, Haryana, India

    Praveen Ranjan Srivastava

Rights and permissions

Reprints and permissions

Copyright information

© 2016 Springer International Publishing Switzerland

About this paper

Cite this paper

Harkut, D.G., Ali, M.S. (2016). Hardware Support for Adaptive Task Scheduler in RTOS. In: Berretti, S., Thampi, S., Srivastava, P. (eds) Intelligent Systems Technologies and Applications. Advances in Intelligent Systems and Computing, vol 384. Springer, Cham. https://doi.org/10.1007/978-3-319-23036-8_20

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-23036-8_20

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-23035-1

  • Online ISBN: 978-3-319-23036-8

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation