Skip to main content

Interconnect s and Communication

  • Chapter
  • First Online:
CHIPS 2020 VOL. 2

Part of the book series: The Frontiers Collection ((FRONTCOLL))

  • 2061 Accesses

Abstract

On-chip wiring lengths, delays-per-bit and energy-per-bit no longer decrease with technology nodes <24 nm. Chip-to-chip communication speeds advanced beyond predictions to >30 GB/s/pin in 2014, however, at the price of energy stalled at 1 pJ/b. The expansion in data volume is so fantastic that bandwidth and power present unanswered challenges. Since video takes up >70 % of the Internet traffic, it receives a special treatment in Chaps. 1214.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

eBook
USD 16.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 59.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Hoefflinger, B.: Interconnects, transmitters, and receivers. In: Hoefflinger, B. (ed.) Chapter 5 in CHIPS 2020—A Guide to the Future of Nanoelectronics, pp. 37–93, Springer, Berlin (2012). doi:10.1007/978-3-642-23096-7_5

    Google Scholar 

  2. Borkar, S.: Exascale Computing—Fact or Fiction? SSCS Webinar, Sept 2014

    Google Scholar 

  3. Friedman, D.: Wireline, in “ISSCC 2014 Trends”, pp. 106–108 (2014). http://isscc.org

  4. Pärssineen, A.: Wireless, in “ISSCC 2014 Trends”, pp. 104–105 (2014). http://isscc.org

  5. www.itrs.net/reports/2013-edition

  6. Morita, H. et al.: A 12 × 5 Two-dimensional optical I/O array for 600 GB/s chip-to-chip interconnect in 65 nm CMOS. In: Solid-State Circuits Conference Digest of Technical Papers 2014, pp. 140–141, Feb 2014

    Google Scholar 

  7. Huang T.C. et al.: A 28 GB/s 1 pJ/b shared-inductor optical receiver with 56 % chip-area reduction in 28 nm CMOS. In: Solid-State Circuits Conference Digest of Technical Papers, 2014, pp. 144–145, Feb 2014

    Google Scholar 

  8. Miyamoto Y.: High-Capacity Scalable Optical Communication for Future Optical Transport Network, pp. 118–120, ibid., paper 6.2, Feb 2014

    Google Scholar 

  9. CISCO Visual Networking Index: Global mobile traffic forecast update (2014). http://www.cisco.com/

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Bernd Hoefflinger .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2016 Springer International Publishing Switzerland

About this chapter

Cite this chapter

Hoefflinger, B. (2016). Interconnect s and Communication . In: Höfflinger, B. (eds) CHIPS 2020 VOL. 2. The Frontiers Collection. Springer, Cham. https://doi.org/10.1007/978-3-319-22093-2_5

Download citation

Publish with us

Policies and ethics