Abstract
In this chapter, the layout process is described, along with the strategies and options that were taken. Every structure that makes part of the proposed system, from the smallest to the largest, is treated at the layout level, emphasizing some particular features that are only brought up at this stage. A general overview about the occupied area will be taken. In addition, the physical interface that will serve as the basis of the setup of an assessment test bed, which will be further detailed in the next chapter, is also presented.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Johns, D. A., & Martin, K. W. (1997). Analog integrated circuit design (1st ed.). Wiley.
Baker, R. J. (2008). CMOS circuit design, layout, and simulation (2nd ed., Revised). Hoboken: Wiley-IEEE Press.
Razavi, B. (2001). Design of analog CMOS integrated circuits, McGraw-Hill.
Magnelli, L., Crupi, F., Corsonello, P., Pace, C., & Iannaccone, G. (2011). A 2.6 nW, 0.45 V temperature-compensated subthreshold CMOS voltage reference. IEEE Journal of Solid-State Circuits, 46(2), 465–474.
Carvalho, C., & Paulino, N. (2010). A MOSFET only, step-up DC-DC micro power converter, for solar energy harvesting applications. In Proceedings of the 17th International Conference on Mixed Design of Integrated Circuits and Systems (MIXDES), 24–26 June 2010, pp. 499–504.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2016 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Ferreira Carvalho, C.M., Paulino, N.F.S.V. (2016). Layout of the System. In: CMOS Indoor Light Energy Harvesting System for Wireless Sensing Applications. Springer, Cham. https://doi.org/10.1007/978-3-319-21617-1_6
Download citation
DOI: https://doi.org/10.1007/978-3-319-21617-1_6
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-21616-4
Online ISBN: 978-3-319-21617-1
eBook Packages: EngineeringEngineering (R0)