Abstract
The PLL based frequency synthesizer has been the main impediment to achieve a low energy dissipation in the radios employed in Wireless Sensor Networks (WSN); in spite of duty cycling. This is due to the crystal oscillator reference in the frequency synthesizer which dissipates significant energy during its long wakeup phase. To address this issue and thereby obtain the full advantage proffered by duty cycling, an overview of FBAR based synthesizers which can wake up in just 5 μs is presented. In addition, these synthesizers can also support high data rates as compared to the PLL based radios, thereby offering the possibility to increase the rate of duty cycling and thus further lowering the average energy dissipation.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
Liu Y (2013) A 1.9 nJ/b 2.4 GHz multi standard transceiver for personal/body-area networks. In: ISSCC digest of technical papers, pp 446–447
Heragu A (2013) A 2.4 GHz MEMS-based PLL-free multichannel receiver with channel filtering at RF. IEEE J Solid State Circuits 48:1689–1700
Larson JD et al (2000) Power handling and temperature coefficient studies in FBAR duplexers for the 1900 MHz PCS band. In: Ultrasonics symposium, 2000 IEEE, vol 1, pp 869–874
Zhang Y et al (2013) Multilayer integrated film bulk acoustic resonators. Springer, Berlin
Vittoz E (2010) Low-power crystal and MEMS oscillators—the experience of watch developments. Springer, Netherlands
Wang K (2014) A 1.8 mW PLL-free channelized 2.4 GHz ZigBee receiver utilizing fixed-LO temperature-compensated FBAR resonator. In: ISSCC
Gilbert S (2013) Sub-10 fs jitter S-band oscillators and VCOs in a 1 × 1 × 0.23 mm3 chip scale package. In: Proceedings IEEE frequency control symposium
Thirunarayanan R (2014) A 700 pJ/bit, 2.4 GHz, narrowband, PLL-free burst mode TX based on an FBAR with 5 μs startup time for highly duty-cycled systems. In: RFIC symposium
Shi J, Otis B, et al (2011) A sub-100 μW 2 GHz differential Colpitts CMOS/FBAR VCO. In: Proceedings IEEE custom integrated circuits conference
Thirunarayanan R (2012) Complementary BAW oscillator for ultra-low power consumption and low phase noise. J Analog Integr Circuits Signal Process 73(3):769–777
Vittoz E et al (1977) CMOS analog integrated circuits based on weak inversion operations. IEEE J Solid State Circuits 12(3):224–231
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Thiruarayanan, R., Ruffieux, D., Enz, C. (2016). PLL-Free, High Data Rate Capable Frequency Synthesizers. In: Makinwa, K., Baschirotto, A., Harpe, P. (eds) Efficient Sensor Interfaces, Advanced Amplifiers and Low Power RF Systems. Springer, Cham. https://doi.org/10.1007/978-3-319-21185-5_13
Download citation
DOI: https://doi.org/10.1007/978-3-319-21185-5_13
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-21184-8
Online ISBN: 978-3-319-21185-5
eBook Packages: EngineeringEngineering (R0)