Abstract
In this paper we present a model-based methodology and a tool-chain supporting pseudo-automated code generation for different Timer Units, which represent a new approach in this field. Programmable Timer Units are timing co-processors used to elaborate complex high-resolution timing functions subject to hard real-time constraints. Verification at the different design stages, as required per safety standards’ certification, is becoming a major concern for Timer Units code development life-cycle. Enabling correct-by-construction code generation, our methodology supports code development, integration and testing across all design phases. We show how high-level functional models derived from functional requirements can be mapped onto the target architecture and how architecture-specific code can be generated. Our methodology is then applied to an automotive reference example.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
ASH WARE: Compiler Reference Manual. v.2.01, 12 2011
Ferrante, O., Ferrari, A., Marazza, M.: Automatic Generation of Failure Scenarios for SoC. ERTS, Toulouse, France, 5–7 Feb 2014
Ferrante, O., Ferrari, A., Marazza, M.: Model based generation of high coverage test suites for embedded systems. In: Proceedings of the IEEE European Test Symposium, Paderborn, Germany, 26–30 May 2014
Freescale: Enhanced Time Processing Unit (eTPU) Reference Manual. 05 2004
Freescale: Using the eTPU Spark Function. Application Note. 07 2009. http://www.freescale.com/files/32bit/doc/app_note/AN3771.pdf
GTM-IP Specification revision. 06 2013. http://www.bosch-semiconductors.de/media/en/pdf_1/ipmodules_1/timer/GTM-IP_Specification_v1551.pdf
Marazza., M., Cremona, F., Ceraolo Spurio, D., Demuth, C., Nastasi, C., Ferrari, A.: Towards a Programming and Analysis Framework for Timer Units. In: JRWRTC, Sophia Antipolis, France, 16–18 October 2013
Menichelli, F., Olivieri, M., Benini, L., Donno, M., Bisdounis, L.: A Simulation-Based Power-Aware Architecture Exploration of a Multiprocessor System-on-Chip Design. DATE, pp. 312–317 (2004)
Menichelli, F., Olivieri, M.: Static minimization of total energy consumption in memory subsystem for scratchpad-based systems-on-chips. IEEE Trans. VLSI Syst. 17(2), 161–171 (2009)
Rodrigues, C.: A Case Study for Formal Verification of a Timing Coprocessor. IEEE, LATW (2009)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Marazza, M., Menichelli, F., Olivieri, M., Ferrante, O., Ferrari, A. (2016). A Model-Based Methodology to Generate Code for Timer Units. In: De Gloria, A. (eds) Applications in Electronics Pervading Industry, Environment and Society. Lecture Notes in Electrical Engineering, vol 351. Springer, Cham. https://doi.org/10.1007/978-3-319-20227-3_26
Download citation
DOI: https://doi.org/10.1007/978-3-319-20227-3_26
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-20226-6
Online ISBN: 978-3-319-20227-3
eBook Packages: EngineeringEngineering (R0)