Applying Operations Research to Design for Test Insertion Problems



Enhancing electronic circuits with ad hoc testing circuitry—so-called Design for Test (DFT)—is a technique that enables one to thoroughly test circuits after production. But this insertion of new elements itself may sometimes be a challenge, for bad choices could lead to unacceptable degradations of features of the circuit, while good choices may help reduce testing costs and circuit production costs. This chapter demonstrates how methods from Operations Research—a scientific discipline rooted in both mathematics and computer science, leaning strongly on the formal modeling of optimization issues—help us adress such challenges and build efficient solutions leading to real-world solutions that may be integrated into electronic design software tools.


Testing Time Travel Salesman Problem Memory Element Chip Testing Chip Production 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    Aktouf, C., Fleury, H., Robach, C.: Inserting scan at the behavorial level. IEEE Des. Test Comput. 17, 34–42 (2000)CrossRefGoogle Scholar
  2. 2.
    Asaka, T., Bhattacharya, S., Dey, S., Yoshida, M.: H-SCAN+: a practical low-overhead RTL design-for-testability technique for industrial designs. In: Proceedings of ITC (1997)Google Scholar
  3. 3.
    Benso, A., Di Carlo, S., Di Natale, G., Prinetto, P., Lobetti Bodoni, M.: A programmable BIST architecture for clusters of multiple-port srams. In: Proceedings of International Test Conference, pp. 557–566 (2000). doi: 10.1109/TEST.2000.894249
  4. 4.
    Bhattacharya, S., Dey, S.: H-SCAN: a high level alternative to full-scan testing with reduced area and test application overheads. In: Proceedings of VLSI Test Symposium (1996)Google Scholar
  5. 5.
    Fonseca, C., Fleming, P.: An overview of evolutionary algorithms in multiobjective optimization. Evol. Comput. 3(1), 1–16 (1995). doi: 10.1162/evco.1995.3.1.1 CrossRefGoogle Scholar
  6. 6.
    Huang, Y., Tsai, C.C., Mukherjee, N., Samman, O., Cheng, W.T., Reddy, S.M.: Synthesis of scan chains for netlist descriptions at RT-level. J. Electron. Test. 18(2), 189–201 (2002)CrossRefGoogle Scholar
  7. 7.
    Mazumder, P., Chakraborty, K.: Testing and Testable Design of High-Density Random-Access Memories, vol. 6. Springer, Boston (1996)Google Scholar
  8. 8.
    Miyazaki, M., Yoneda, T., Fujiwara, H.: A memory grouping method for sharing memory BIST logic. In: Asia and South Pacific Conference on Design Automation, 6 p. (2006). doi: 10.1109/ASPDAC.2006.1594763
  9. 9.
    Roy, S.: RTL based scan BIST. In: Proceedings of VHDL International User’s Forum (VIUF) (1997)Google Scholar
  10. 10.
    Wang, L.T., Wu, C.W., Wen, X.: VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon). Morgan Kaufmann Publishers Inc., San Francisco (2006)Google Scholar
  11. 11.
    Zaourar, L., Chentoufi, J., Kieffer, Y., Wenzel, A., Grandvaux, F.: A shared BIST optimization methodology for memory test. In: 15th IEEE European Test Symposium (ETS), p. 255 (2010). doi: 10.1109/ETSYM.2010.5512736
  12. 12.
    Zaourar, L., Kieffer, Y., Aktouf, C.: An innovative methodology for scan chain insertion and analysis at RTL. In: 20th Asian Test Symposium (ATS), pp. 66–71 (2011). doi: 10.1109/ATS.2011.20
  13. 13.
    Zaourar, L., Kieffer, Y., Aktouf, C.: A graph-based approach to optimal scan chain stitching using RTL design descriptions. In: VLSI Design (2012). doi: 10.1155/2012/312808
  14. 14.
    Zaourar, L., Kieffer, Y., Wenzel, A.: A complete methodology for determining memory BIST optimization under wrappers sharing constraints. In: 3rd Asia Symposium on Quality Electronic Design (ASQED), pp. 46–53 (2011). doi: 10.1109/ASQED.2011.6111701
  15. 15.
    Zaourar, L., Kieffer, Y., Wenzel, A.: A multi-objective optimization for memory BIST sharing using a genetic algorithm. In: IEEE 17th International On-Line Testing Symposium (IOLTS), pp. 73–78 (2011). doi: 10.1109/IOLTS.2011.5993814
  16. 16.
    Zorian, Y.: A distributed BIST control scheme for complex VLSI devices. In: Eleventh Annual IEEE VLSI Test Symposium, Digest of Papers, pp. 4–9 (1993). doi: 10.1109/VTEST.1993.313316

Copyright information

© Springer International Publishing Switzerland 2015

Authors and Affiliations

  1. 1.LCISUniversity Grenoble AlpesValenceFrance
  2. 2.CEA ListGif-sur-YvetteFrance

Personalised recommendations