Abstract
This work evaluates implementation efficiency of different cryptographic algorithms in selected hardware organizations and in different FPGA devices. The tests included AES symmetric cipher and two more contemporary hash algorithms: Salsa20 and Keccak-f[400] permutation function. Each algorithm was realized in hardware in five organizations: the basic iterative one, two with the loop unrolled and two with the loop unrolled and pipelined, then automatically implemented in two popular-grade FPGA devices from Xilinx: Spartan-3 and Spartan-6. Results of 30 test cases allowed for evaluation of particular strengths and weaknesses of the ciphers, the organizations and the FPGA architectures. In particular, the evaluation took into account implementation efficiency offered by the two device families, scalability of the ciphers with the loop unrolling factor and specific routing problems which came out in some configurations.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Bernstein, D.J.: The Salsa20 family of stream ciphers. In: Robshaw, M., Billet, O. (eds.) New Stream Cipher Designs. LNCS, vol. 4986, pp. 84–97. Springer, Heidelberg (2008)
Bertoni, G., Daemen, J., Peeters, M., Van Assche, G.: The Keccak sponge function family, http://keccak.noekeon.org (access date: March 2015)
Gaj, K., Homsirikamol, E., Rogawski, M., Shahid, R., Sharif, M.U.: Comprehensive evaluation of high-speed and medium-speed implementations of five SHA-3 finalists using Xilinx and Altera FPGAs. In: The Third SHA-3 Candidate Conference. Available: IACR Cryptology ePrint Archive, 2012, 368 (2012)
Gaj, K., Kaps, J.P., Amirineni, V., Rogawski, M., Homsirikamol, E., Brewster, B.Y.: ATHENa – Automated Tool for Hardware EvaluatioN: Toward Fair and Comprehensive Benchmarking of Cryptographic Hardware Using FPGAs. In: 20th International Conference on Field Programmable Logic and Applications, Milano, Italy (2010)
Junkg, B., Apfelbeck, J.: Area-efficient FPGA implementations of the SHA-3 finalists. In: 2011 International Conference on Reconfigurable Computing and FPGAs (ReConFig), pp. 235–241. IEEE (2011)
Liberatori, M., Otero, F., Bonadero, J.C., Castineira, J.: AES-128 Cipher. High Speed, Low Cost FPGA Implementation. In: Proc. Third Southern Conference on Programmable Logic, Mar del Plata, Argentina. IEEE Comp. Soc. Press (2007)
National Institute of Standards and Technology: Specification for the ADVANCED ENCRYPTION STANDARD (AES). Federal Information Processing Standards Publication 197, http://csrc.nist.gov/publications/PubsFIPS.html (2001; access date: March 2015)
Sugier, J.: Implementation of symmetric block ciphers in popular-grade FPGA devices. J. Polish Safety and Reliability Association 3(2), 179–187 (2012)
Sugier, J.: Implementing Salsa20 vs. AES and Serpent Ciphers in Popular-Grade FPGA Devices. In: Zamojski, W., Mazurkiewicz, J., Sugier, J., Walkowiak, T., Kacprzyk, J. (eds.) New Results in Dependability & Comput. Syst. AISC, vol. 224, pp. 431–438. Springer, Heidelberg (2013)
Sugier, J.: Low-cost hardware implementations of Salsa20 stream cipher in programmable devices. J. Polish Safety and Reliability Association 4(1), 121–128 (2013)
Xilinx, Inc.: Spartan-3 Family Data Sheet. DS099.PDF, http://www.xilinx.com (access date: March 2015)
Xilinx, Inc.: Spartan-6 Family Overview. DS160.PDF, http://www.xilinx.com (access date: March 2015)
Yan, J., Heys, H.M.: Hardware implementation of the Salsa20 and Phelix stream ciphers. In: Proc. Canadian Conf. Electrical and Computer Engineering, CCECE 2007, pp. 1125–1128. IEEE (2007)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2015 Springer International Publishing Switzerland
About this paper
Cite this paper
Sugier, J. (2015). Popular FPGA Device Families in Implementation of Cryptographic Algorithms. In: Zamojski, W., Mazurkiewicz, J., Sugier, J., Walkowiak, T., Kacprzyk, J. (eds) Theory and Engineering of Complex Systems and Dependability. DepCoS-RELCOMEX 2015. Advances in Intelligent Systems and Computing, vol 365. Springer, Cham. https://doi.org/10.1007/978-3-319-19216-1_46
Download citation
DOI: https://doi.org/10.1007/978-3-319-19216-1_46
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-19215-4
Online ISBN: 978-3-319-19216-1
eBook Packages: EngineeringEngineering (R0)