Abstract
The computer-aided design (CAD) applications that are fundamental to the electronic design automation industry need to harness the available hardware resources to be able to perform full-chip simulation for modern technology nodes (45 nm and below). We will present a hybrid (MPI+threads) approach for parallel transistor-level transient circuit simulation that achieves scalable performance for some challenging large-scale integrated circuits. This approach focuses on the computationally expensive part of the simulator: the linear system solve. Hybrid versions of two iterative linear solver strategies are presented, one takes advantage of block triangular form structure while the other uses a Schur complement technique. Results indicate up to a 27x improvement in total simulation time on 256 cores.
Sandia National Laboratories is a multi-program laboratory managed and operated by Sandia Corporation, a wholly owned subsidiary of Lockheed Martin Corporation, for the U.S. Department of Energy’s National Nuclear Security Administration under contract DE-AC04-94AL85000.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Baker, C., Boman, E., Heroux, M., Keiter, E., Rajamanickam, S., Schiek, R., Thornquist, H.: Enabling next-generation parallel circuit simulation with trilinos. In: Alexander, M., D’Ambra, P., Belloum, A., Bosilca, G., Cannataro, M., Danelutto, M., Di Martino, B., Gerndt, M., Jeannot, E., Namyst, R., Roman, J., Scott, S.L., Traff, J.L., Vallée, G., Weidendorfer, J. (eds.) Euro-Par 2011, Part I. LNCS, vol. 7155, pp. 315–323. Springer, Heidelberg (2012)
Basermann, A., Jaekel, U., Nordhausen, M., Hachiya, K.: Parallel iterative solvers for sparse linear systems in circuit simulation. Future Gener. Comp. Sys. 21(8), 1275–1284 (2005)
Davis, T.A., Natarajan, E.P.: Algorithm 907: KLU, a direct sparse solver for circuit simulation problems. ACM Trans. Math. Softw. 37(3), 36:1–36:17 (2010)
Devine, K.D., Boman, E.G., Heaphy, R.T., Bisseling, R.H., Çatalyürek, Ü.V.: Parallel hypergraph partitioning for scientific computing. In: Proceedings of 20th International Parallel and Distributed Processing Symposium (IPDPS’06). IEEE (2006)
Heroux, M.: Epetra performance optimization guide. Technical report SAND2005-1668, Sandia National Laboratories, March 2009
Keiter, E.R., Thornquist, H.K., Hoekstra, R.J., Russo, T.V., Schiek, R.L., Rankin, E.L.: Parallel transistor-level circuit simulation. In: Li, P., Silveira, L.M., Feldmann, P. (eds.) Adv. Simul. Verification Electron. Biol. Syst., pp. 1–21. Springer, Dordrecht (2011)
Li, X.S.: An overview of superLU: algorithms, implementation, and user interface. ACM Trans. Math. Softw. 31, 302–325 (2005)
Li, X.S., Demmel, J.W.: SuperLU_DIST: a scalable distributed-memory sparse direct solver for unsymmetric linear systems. ACM Trans. Math. Soft. 29(2), 110–140 (2003)
Nagel, L.W.: SPICE2, a computer program to simulate semiconductor circuits. Technical report ERL-M250, University of California, Berkeley, 1975
Rajamanickam, S., Boman, E.G., Heroux, M.A.: ShyLU: A hybrid-hybrid solver for multicore platforms. In: IEEE 26th International Parallel Distributed Processing Symposium (IPDPS), pp. 631–643, May 2012
Thornquist, H.K., Keiter, E.R., Hoekstra, R.J., Day, D.M., Boman, E.G.: A parallel preconditioning strategy for efficient transistor-level circuit simulation. In: Proceedings of the 2009 (ICCAD). ACM, November 2009
Thornquist, H.K., Keiter, E.R., Rajamanickam, S.: Electrical modeling and simulation for stockpile stewardship. XRDS 19(3), 18–22 (2013)
Yamazaki, I., Li, X.S.: On techniques to improve robustness and scalability of a parallel hybrid linear solver. In: Palma, J.M.L.M., Daydé, M., Marques, O., Lopes, J.C. (eds.) VECPAR 2010. LNCS, vol. 6449, pp. 421–434. Springer, Heidelberg (2011)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2015 Springer International Publishing Switzerland
About this paper
Cite this paper
Thornquist, H.K., Rajamanickam, S. (2015). A Hybrid Approach for Parallel Transistor-Level Full-Chip Circuit Simulation. In: Daydé, M., Marques, O., Nakajima, K. (eds) High Performance Computing for Computational Science -- VECPAR 2014. VECPAR 2014. Lecture Notes in Computer Science(), vol 8969. Springer, Cham. https://doi.org/10.1007/978-3-319-17353-5_9
Download citation
DOI: https://doi.org/10.1007/978-3-319-17353-5_9
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-17352-8
Online ISBN: 978-3-319-17353-5
eBook Packages: Computer ScienceComputer Science (R0)