Abstract
The growing number of candidates competing in the cryptographic contests, such as SHA-3, makes the hardware performance evaluation extremely time consuming, tedious, and imprecise, especially in the early stages of the competitions. The main difficulties include the long time necessary to develop and verify HDL (hardware description language) codes of all candidates, and the need of developing (or at least tweaking) codes for multiple variants and architectures of each algorithm. High-level synthesis (HLS), based on the newly developed Xilinx Vivado HLS tool, offers a potential solution to the aforementioned problems. In order to verify a potential validity of this approach, we have applied our proposed methodology to the comparison of five Round 3 SHA-3 candidates. Our study has demonstrated that despite a noticeable performance penalty, caused by the use of high-level synthesis tools vs. manual design, the ranking of the evaluated candidates, in terms of four major performance metrics, frequency, throughput, area, and throughput to area ratio, has remained unchanged for Altera Stratix IV FPGAs.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
National Institute of Standards and Technology. Report on the Development of the Advanced Encryption Standard (AES), October 2000. http://csrc.nist.gov/archive/aes/round2/r2report.pdf
National Institute of Standards and Technology, FIPS PUB 197: Advanced Encryption Standard (AES), November 2001. http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf
Gaj, K., Kaps, J., Amirineni, V., Rogawski, M., Homsirikamol, E., Brewster, B.: ATHENa - automated tool for hardware evaluatioN: toward fair and comprehensive benchmarking of cryptographic hardware using FPGAs. In: 2010 International Conference on Field Programmable Logic and Applications (FPL), pp. 414–421, August 2010
Martin, G., Smith, G.: High-Level Synthesis: Past, Present, and Future. IEEE Design & Test of Computers 26(4), 18–25 (2009)
Maxfield, C.: First public access release to Xilinx Vivado design suite, July 2012. http://www.eetimes.com/document.asp?docid=1317376
Rupnow, K., Liang, Y., Li, Y., Chen, D.: A study of high-level synthesis: Promises and challenges. In: 2011 IEEE 9th International Conference on ASIC (ASICON), pp. 1102–1105, October 2011
Liang, Y., Rupnow, K., Li, Y., Min, D., Do, M.N., Chen, D.: High-level Synthesis: Productivity, Performance, and Software Constraints. Journal of Electrical and Computer Engineering 2012, Article ID 649057, 14 (2012)
Davis, J., Buell, D., Devarkal, S., Quan, G.: High-level synthesis for large bit-width multipliers on FPGAs: a case study. In: Third IEEE/ACM/IFIP International Conference on Hardware, Software Codesign and System Synthesis: CODES+ISSS 2005, pp. 213–218, September 2005
El-Araby, E., Taher, M., Abouellail, M., El-Ghazawi, T., Newby, G.: Comparative analysis of high level programming for reconfigurable computers: methodology and empirical study. In: 2007 3rd Southern Conference on Programmable Logic, SPL 2007, pp. 99–106, February 2007
Gruian, F., Westmijze, M.: VHDL vs. Bluespec System Verilog: A case study on a java embedded architecture. In: Proceedings of the 2008 ACM Symposium on Applied Computing, SAC 2008, pp. 1492–1497 (2008)
Berkeley Design Technology, Inc., High-Level Synthesis Tools for Xilinx FPGAs (2010), http://www.bdti.com/MyBDTI/pubs/Xilinxhlstcp.pdf
Cong, J., Liu, B., Neuendorffer, S., Noguera, J., Vissers, K., Zhang, Z.: High-Level Synthesis for FPGAs: From Prototyping to Deployment. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 30(4), 473–491 (2011)
Homsirikamol, E., Gaj, K.: Can high-level synthesis compete against a hand-written code in the cryptographic domain? A case study. In: 2014 International Conference on Reconfigurable Computing and FPGAs (ReConFig), December 2014
Gaj, K., Homsirikamol, E., Rogawski, M., Shahid, R., Sharif, M.U.: Comprehensive Evaluation of High-Speed and Medium-Speed Implementations of Five SHA-3 Finalists Using Xilinx and Altera FPGAs, Cryptology ePrint Archive, Report 2012/368 (2012)
Guo, X., Huang, S., Nazhandali, L., Schaumont, P.: Fair and comprehensive performance evaluation of 14 second round SHA-3 ASIC implementations. In: The Second SHA-3 Candidate Conference, August 2010
Gürkaynak, F., Gaj, K., Muheim, B., Homsirikamol, E., Keller, C., Rogawski, M., Kaeslin, H., Kap, J.-P.: Lessons learned from designing a 65nm ASIC for evaluating third round SHA-3 candidates. In: The Third SHA-3 Candidate Conference, March 22-23 (2012)
Gaj, K., Homsirikamol, E., Rogawski, M.: Fair and comprehensive methodology for comparing hardware performance of fourteen round two SHA-3 candidates using FPGAs. In: Mangard, S., Standaert, F.-X. (eds.) CHES 2010. LNCS, vol. 6225, pp. 264–278. Springer, Heidelberg (2010). http://dx.doi.org/10.1007/978-3-642-15031-9_18
CCERG. GMU Source Codes. https://cryptography.gmu.edu/athena/index.php?id=sourcecodes
National Institute of Standards and Technology. Third (Final) Round Candidates, March 2014. http://csrc.nist.gov/groups/ST/hash/sha-3/Round3/submissionsrnd3.html
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2015 Springer International Publishing Switzerland
About this paper
Cite this paper
Homsirikamol, E., Gaj, K. (2015). Hardware Benchmarking of Cryptographic Algorithms Using High-Level Synthesis Tools: The SHA-3 Contest Case Study. In: Sano, K., Soudris, D., Hübner, M., Diniz, P. (eds) Applied Reconfigurable Computing. ARC 2015. Lecture Notes in Computer Science(), vol 9040. Springer, Cham. https://doi.org/10.1007/978-3-319-16214-0_18
Download citation
DOI: https://doi.org/10.1007/978-3-319-16214-0_18
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-16213-3
Online ISBN: 978-3-319-16214-0
eBook Packages: Computer ScienceComputer Science (R0)