Exploring the Design Space of Signed-Binary Adder Cells

  • David NeuhäuserEmail author
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 343)


Arithmetic based on signed-binary number representation is an alternative to carry-save arithmetic. Both offer adders with word-length independent latencies. Comparing both approaches requires optimized adder cells. Small and fast full adder designs have been introduced. A thorough investigation of signed-binary adder cells is still missing. We show that for an example signed-binary encoding scheme the design space consists of 238 different truth tables. Each represents a bit-level signed-binary adder cell. We proposed a new method to enumerate and analyze such a huge design space to gain small area, low power, or low latency signed-binary adder cells and show the limitations of our approach.


Signed-digit Signed-binary Adder cell optimization Digital design space exploration 


  1. 1.
    Carter, T.M., Robertson, J.E.: The set theory of arithmetic decomposition. IEEE Trans. Comput. 39, 993–1005 (1990)CrossRefGoogle Scholar
  2. 2.
    Avizienis, A.A. Signed-digit number representations for fast parallel arithmetic. IRE Trans. Electron. Comput. 10(3), 389–400 (1961)MathSciNetCrossRefGoogle Scholar
  3. 3.
    Chow, C.Y., Robertson, J.E.: Logical design of a redundant binary adder. In: Proceedings of the 4th Symposium on Computer Arithmetic, pp. 109–115 (1978)Google Scholar
  4. 4.
    Zehendner, E.: Reguläre parallele Addierer für redundante binäre Zahlsysteme. Technical Report, Report 255, Institut für Mathematik der University ät Augsburg (1992)Google Scholar
  5. 5.
    Alioto, M., Palumbo, G.: Analysis and comparison on full adder block in submicron technology. IEEE Trans. Very Large Scale Integr. VLSI Syst. 10(6), 806–823 (2002)CrossRefGoogle Scholar
  6. 6.
    Karnaugh, M.: The map method for synthesis of combinational logic circuits. Trans. AIEE 72(9), 593–599 (1953)MathSciNetGoogle Scholar
  7. 7.
    Veitch, E.W.: A chart method for simplifying truth functions. In: Proceedings of the Association for Computing Machinery, Pittsburgh, May 1952, pp. 127–133Google Scholar
  8. 8.
    Rudell, R.L.: Multiple-Valued Logic Minimization for PLA Syntheis. Technical Report, UCB/ERL M86/65, Electrical Engineering and Computer Science Department, University of California (1986)Google Scholar
  9. 9.
    Agrawal, P., Agrawal, V.D., Biswas, N.N.: Multiple output minimization. In: Proceedings of the 22nd Design Automation Conference, June 1985, pp. 674–680Google Scholar
  10. 10.
    Cerny, E., Mange, D., Sanchez, E.: Synthesis of minimal binary decision trees. IEEE Trans. Comput. C-28(7), 472–482 (1979)CrossRefGoogle Scholar
  11. 11.
    Lloris, A., Gomez, J.F., Roman, R.: Using decision trees for the minimization of multiple-valued functions. Int. J. Electron. 75(6), 1035–1041 (1993)CrossRefGoogle Scholar
  12. 12.
    Rushdi, A.M., Ba-Rukab, O.M.: A purely map procedure for two-level multiple-output logic minimization. Int. J. Comput. Math. 84, 1–10 (2007)zbMATHCrossRefGoogle Scholar
  13. 13.
    Malik, A.A.: Optimization of primitive gate networks using multiple output two-level minimization. In: Proceedings of the 29th ACM/IEEE Design Automation Conference (DAC ’92), pp. 449–453. IEEE Computer Society Press, Los Alamitos (1992)Google Scholar
  14. 14.
    Kagaris, D., Haniotakis, T.: Transistor-level optimization of supergates. In: Proceedings of 7th International Symposium on Quality Electronic Design (ISQED ’06), March 2006, pp. 685–690Google Scholar
  15. 15.
    Kagaris, D., Haniotakis, T.: Transistor-level synthesis for low-power applications. In: Proceedings of the 8th International Symposium on Quality Electronic Design (ISQED ’07), March 2007, pp. 607–612Google Scholar
  16. 16.
    Liu, C.-P.L., Abraham, J.A.: Transistor level synthesis for static cmos combinational circuits. In: Proceedings of the 9th Great Lakes Symposium on VLSI, March 1999, pp. 172–175Google Scholar

Copyright information

© Springer International Publishing Switzerland 2015

Authors and Affiliations

  1. 1.Department of Computer Science and MathematicsFriedrich Schiller University JenaJenaGermany

Personalised recommendations