Abstract
An effective method to reduce radio power consumption in applications whose average data rates fall below the maximum data rate capabilities of the underlying radio is to duty-cycle the radio front ends between bursts of data transmission. Doing so in a network, however, requires careful synchronization amongst cooperating radios, often requiring ultra-low-power, yet precise and stable clocks. Such synchronization clocks can be implemented as low frequency crystal oscillators, temperature compensated crystal oscillators, MEMS oscillators, or integrated oscillators. Each of these options has advantages and disadvantages. It is important to understand both the expected system duty cycle and temperature variation as well as the required form factor, cost, and power consumption to know which clock source is most appropriate for the application. This chapter discusses these trade-offs along with several design examples.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
D. Allan, Statistics of atomic frequency standards. Proc. IEEE 54(2), 221–230 (1966)
Bluetooth specification version 4.0, vol. 6, Part A. www.bluetooth.org
A.M. Nicholson, Generating and transmitting electric currents, U.S. Patent 2,212,845, granted 27 August 1940
V.E. Bottom, A history of the quartz crystal industry in the USA, in IEEE Proc. 35th Frequency Control Symp., 1981, pp. 3–12
E. Vittoz et al., High-performance crystal oscillator circuits: theory and application. IEEE J. Solid-State Circuits 23(3), 774–783 (1988)
J. Lin, A low-phase-noise 0.004-ppm/step DCXO with guaranteed monotonicity in the 90-nm CMOS process. IEEE J. Solid-State Circuits 40(12), 2726–2734 (2005)
K.-J. Hsiao, A 1.89nW/0.15V self-charged XO for real-time clock generation, in 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), February 2014, pp. 298–299
S. Iguchi et al., 93 % power reduction by automatic self power gating (ASPG) and multistage inverter for negative resistance (MINR) in 0.7V, 9.2μW, 39MHz crystal oscillator, in 2013 IEEE Symposium on VLSI Circuits (VLSIC), June 2013, pp. C142–C143
T. Tokairin et al., A 280nW, 100kHz, 1-cycle start-up time, on-chip CMOS relaxation oscillator employing a feedforward period control scheme, in 2012 Symposium on VLSI Circuits (VLSIC), June 2012, pp. 16–17
K.-J. Hsiao, A 32.4ppm/°C 3.2–1.6V self-chopped relaxation oscillator with adaptive supply generation, in 2012 Symposium on VLSI Circuits (VLSIC), June 2012, pp. 14–15
F. Sebastiano et al., A low-voltage mobility-based frequency reference for crystal-less ULP radios. IEEE J. Solid-State Circuits 44(7), 2002–2009 (2009)
A. Paidimarri et al., A 120nW 18.5kHz RC oscillator with comparator offset cancellation for ±0.25 % temperature stability, in 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), February 2012, pp. 184–185
D. Griffith et al., A 190nW 33kHz RC oscillator with ±0.21 % temperature stability and 4ppm long term stability, in 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), February 2014, pp. 300–301
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2015 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Griffith, D. (2015). Synchronization Clocks for Ultra-Low Power Wireless Networks. In: Mercier, P., Chandrakasan, A. (eds) Ultra-Low-Power Short-Range Radios. Integrated Circuits and Systems. Springer, Cham. https://doi.org/10.1007/978-3-319-14714-7_7
Download citation
DOI: https://doi.org/10.1007/978-3-319-14714-7_7
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-14713-0
Online ISBN: 978-3-319-14714-7
eBook Packages: EngineeringEngineering (R0)