Skip to main content

Efficient Pixel Truncation Algorithm and Architecture

  • Chapter
  • First Online:
  • 1010 Accesses

Part of the book series: Studies in Computational Intelligence ((SCI,volume 590))

Abstract

The goal of this chapter is to introduce a new block matching algorithm, namely the Fast Two Stage Search (F2SS) algorithm and its VLSI architecture for performing low power variable block size Motion Estimation (ME) based on pixel truncation. The chapter starts with a brief discussion on ME methods which adopt the pixel truncation approach.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. Netravali, A.N., Robbins, J.D.: Motion compensated television coding: part-I. Bell Syst. Tech. J. 58, 631–670 (1979)

    Article  MATH  Google Scholar 

  2. Jain, J.R., Jain, A.K.: Displacement measurement and its application in interframe image coding. IEEE Trans. Commun. 29, 1799–1808 (1981)

    Article  Google Scholar 

  3. Dufaux, F., Moscheni, F.: Motion estimation techniques for digital TV: a review and a new contribution. Proc. IEEE 83, 858–876 (1995)

    Article  Google Scholar 

  4. Po, L.-M., Ma, W.-C.: A novel four step search algorithm for fast block motion estimation. IEEE Trans. Circuits Syst. Video Technol. 6(3), 313–317 (1996)

    Article  Google Scholar 

  5. Zhu, S., Ma, K.K.: A new diamond search algorithm for fast block-matching motion estimation. IEEE Trans. Image Process. 9(2), 287–290 (2000)

    Article  MathSciNet  Google Scholar 

  6. Nie, Y., Ma, K.K.: Adaptive rood pattern search for fast block-matching motion estimation. IEEE Trans. Image Process. 11(12), 1442–1448 (2002)

    Article  Google Scholar 

  7. Natarajan, B., Bhaskaran, V., Konstantinides, K.: Low-complexity block-based motion estimation via one-bit transforms. IEEE Trans. Circuits Syst. Video Technol. 7(3), 702–706 (1997)

    Article  Google Scholar 

  8. Ertürk, S.: Multiplication-free one-bit transform for low–complexity block-based motion estimation. IEEE Signal Process. Lett. 14(2), 109112 (2007)

    Article  Google Scholar 

  9. He, Z.L., Tsui, C.Y., Chan, K.K., Liou, M.L.: Low-power VLSI design for motion estimation using adaptive pixel truncation. IEEE Trans. Circuits Syst. Video Technol. 10(5), 669–678 (2000)

    Article  Google Scholar 

  10. Akin, A., Dogan, Y., Hamzaoglu, I.: High performance hardware architectures for one bit transform based motion estimation. IEEE Trans. Consum. Electron. 55(2), 941–949 (2009)

    Article  Google Scholar 

  11. Akin, A., Sayilar, G., Hamzaoglu, I.: High performance hardware architectures for one bit transform based single and multiple reference frame motion estimation. IEEE Trans. Consum. Electron. 56(2), 1144–1152 (2010)

    Article  Google Scholar 

  12. Chatterjee, S.K., Chakrabarti, I.: Low power VLSI architectures for one bit transformation based fast motion estimation. IEEE Trans. Consum. Electron. 56(4), 2652–2660 (2010)

    Article  Google Scholar 

  13. Bahari, A., Arslan, T., Erdogan, A.T.: Low-power H.264 video compression architectures for mobile communication. IEEE Trans. Circuits Syst. Video Technol. 19(9), 1251–1261 (2009)

    Article  Google Scholar 

  14. Lee, S., Kim, J.M., Chae, S.I.: New motion estimation algorithm using adaptively quantized low bit-resolution image and its VLSI architecture for MPEG2 video encoding. IEEE Trans. Circuits Syst. Video Technol. 8(6), 734–744 (1998)

    Article  Google Scholar 

  15. Chen, C.Y., Chien, S.Y., Huang, Y.W., Chen, T.C., Wang, T.C., Chen, L.G.: Analysis and architecture design of variable block-size motion estimation for H.264/AVC. IEEE Trans. Circuits Syst. I: Regul. Pap. 53(3), 578–593 (2006)

    Article  Google Scholar 

  16. Chen, T.C., Chen, Y.H., Tsai, S.F., Chien, S.Y., Chen, L.G.: Fast algorithm and architecture design of low-power integer motion estimation for H.264/AVC. IEEE Trans. Circuits Syst. Video Technol. 17(5), 568–577 (2007)

    Article  Google Scholar 

  17. Huang, Y.W., Chien, S.Y., Hsieh, B.Y., Chen, L.G.: Global elimination algorithm and architecture for fast block matching motion estimation. IEEE Trans. Circuits Syst. Video Technol. 14(6), 898–907 (2004)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Indrajit Chakrabarti .

Rights and permissions

Reprints and permissions

Copyright information

© 2015 Springer International Publishing Switzerland

About this chapter

Cite this chapter

Chakrabarti, I., Batta, K.N.S., Chatterjee, S.K. (2015). Efficient Pixel Truncation Algorithm and Architecture. In: Motion Estimation for Video Coding. Studies in Computational Intelligence, vol 590. Springer, Cham. https://doi.org/10.1007/978-3-319-14376-7_6

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-14376-7_6

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-14375-0

  • Online ISBN: 978-3-319-14376-7

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics