Abstract
The Successive Elimination Algorithm (SEA) effectively eliminates the search points within the search window and thus decreases the number of matching evaluation instances that require very intensive computations compared to the standard Full Search Algorithm (FSA).
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Do, V.L., Yun, K.Y.: A low-power VLSI architecture for full-search block-matching motion estimation. IEEE Trans. Circuits Syst. Video Technol. 8(4), 393–398 (1998)
Jong, H.-M., Chen, L.-G., Chiueh, T.-D.: Parallel architectures for 3-step hierarchical search block-matching algorithm. IEEE Trans. Circuits Syst. Video Technol. 4(4), 407–416 (1994)
Srinivasan, R., Rao, K.: Predictive coding based on efficient motion estimation. In: Proceedings IEEE ICC’84, pp. 521–526 (1984)
Pun, A., Hang, H.M., Schilling, D.L.: An efficient block matching algorithm for motion compensated coding. In: Proceedings International Conference Acoustics, Speech, and Signal Processing, pp. 25.4.1–25.4.4 (1987)
Yeo, H., Hu, Y.: A novel matching criterion and low power architecture for real-time based block based motion estimation. In: Proceedings ASAP’96, pp. 122–130, August 1996
Li, W., Salari, E.: Successive elimination algorithm for motion estimation. IEEE Trans. Image Process. 4(1), 15 Jan 1995
Srinivasarao, B.K.N., Chakrabarti, I.: A parallel architecture for successive elimination block matching algorithm. In: Proceedings TENCON-2008 (IEEE Region 10 Conference), pp. 1–6. Hyderabad, India, 19–21 November 2008
Mahmoud, H.A., Bayoumi, M.A., Wilson, B.: A low power architecture for a new efficient block matching motion estimation algorithm. In: Proceedings 43rd IEEE Midwest Symposium on Circuits and Systems, Lansing, 8–11 August 2000
Baglietto, P., Maresca, M., Migliaro, A., Migliardi, M.: Parallel implementation of the full search block matching algorithm for motion estimation. In: ASAP’95, pp. 182–192. IEEE Computer Society Press, July 1995
Palnitkar, S.: Verilog HDL: A Guide to Digital Design and Synthesis, 2nd edn. Prentice Hall, February 2003
Bhasker, J.: Verilog HDL Synthesis: A Practical Primer. Star Galaxy, November 1998
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2015 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Chakrabarti, I., Batta, K.N.S., Chatterjee, S.K. (2015). Parallel Architecture for Successive Elimination Block Matching Algorithm. In: Motion Estimation for Video Coding. Studies in Computational Intelligence, vol 590. Springer, Cham. https://doi.org/10.1007/978-3-319-14376-7_4
Download citation
DOI: https://doi.org/10.1007/978-3-319-14376-7_4
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-14375-0
Online ISBN: 978-3-319-14376-7
eBook Packages: EngineeringEngineering (R0)