Skip to main content

Part of the book series: Advances in Intelligent Systems and Computing ((AISC,volume 328))

Abstract

The design outsourcing of the IC supply chain across the globe has been witnessed as a major trend of the semiconductor design industry in the recent era. The increasing profit margin has been a major boost for this trend. However, the vulnerability of the introduction of malicious circuitry (Hardware Trojan Horses) in the untrusted phases of chip development has been a major deterrent in this cost effective design methodology. Analysis, detection and correction of such Trojan Horses have been the point of focus among researchers over the recent years. In this work, analysis of a secret key revealing Hardware Trojan Horse is performed. This Trojan Horse creates a conditional path delay to the resultant output of the cryptocore according to the stolen bit of secret key per iteration. The work has been extended from the RTL design stage to the pre fabrication stage of ASIC platform where area and power analysis have been made to distinguish the affected core from a normal core in 180nm technology node.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Tehranipoor, M., Koushanfar, F.: A survey of hardware Trojan taxonomy and detection. IEEE Design and Test of Computers 27(1), 10–25 (2010)

    Article  Google Scholar 

  2. Bhunia, S., Abramovici, M., Agrawal, D., Hsiao, M.S., Plusquellic, J., Tehranipoor, M.: Protection Against Hardware Trojan Attacks: Towards a Comprehensive Solution. IEEE Design and Test of Computers 30(3), 6–17 (2013)

    Article  Google Scholar 

  3. Jin, Y., Makris, Y.: Hardware Trojans in Wireless Cryptographic ICs. IEEE Design and Test of Computers 27(1), 26–35 (2010)

    Article  Google Scholar 

  4. Chakraborty, R.S., Saha, I., Palchaudhuri, A., Naik, G.K.: Hardware Trojan Insertion by Direct Modification of FPGA Configuration Bitstream. IEEE Design and Test of Computers 30(2), 45–54 (2013)

    Article  Google Scholar 

  5. Rad, R., Plusquellic, J., Tehranipoor, M.: A Sensitivity Analysis of Power Signal Methods for Detecting Hardware Trojans Under Real Process and Environmental Conditions. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 18(12), 1735–1744 (2010)

    Article  Google Scholar 

  6. Wang, L., Xie, H., Luo, H.: Malicious Circuitry Detection Using Transient Power Analysis for IC Security. In: International Conference on Quality, Reliability, Risk, Maintenance, and Safety Engineering (QR2MSE), pp. 1164–1167 (2013)

    Google Scholar 

  7. Aarestad, J., Acharyya, D., Rad, R., Plusquellic, J.: Detecting Trojans through leakage current analysis using multiple supply pad. IEEE Transactions on Information Forensics and Security 5(4), 893–904 (2010)

    Article  Google Scholar 

  8. Salmani, H., Tehranipoor, M., Plusquellic, J.: A Novel Technique for Improving Hardware Trojan Detection and Reducing Trojan Activation Time. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 20(1), 112–125 (2012)

    Article  Google Scholar 

  9. Narasimhan, S., Du, D., Chakraborty, R.S., Paul, S., Wolff, F.G., Papachristou, C.A., Roy, K., Bhunia, S.: Hardware Trojan Detection by Multiple-Parameter Side-Channel Analysis. IEEE Transactions on Computers 62(11), 2183–2195 (2013)

    Article  MathSciNet  Google Scholar 

  10. Wei, S., Potkonjak, M.: Scalable Hardware Trojan Diagnosis. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 20(6), 1049–1057 (2012)

    Article  Google Scholar 

  11. Bhasin, S., Danger, J., Guilley, S., Thuy, X., Sauvage, L.: Hardware Trojan Horses in Cryptographic IP Cores. In: Workshop on Fault Diagnosis and Tolerance in Cryptography, pp. 15–29 (2013)

    Google Scholar 

  12. Salmani, H., Tehranipoor, M.: Layout-Aware Switching Activity Localization to Enhance Hardware Trojan Detection. IEEE Transactions on Information Forensics and Security 7(1), 76–87 (2012)

    Article  Google Scholar 

  13. Forouzan, B., Mukhopadhyay, D.: Cryptography and Network Security, 2nd edn. McGraw Hill, ISBN: 978-0-07-070208-0

    Google Scholar 

  14. Stallings, W.: Cryptography and Network Security, 3rd edn. Prentice Hall (2003) ISBN: 0-13-11 1502-2

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Krishnendu Guha .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2015 Springer International Publishing Switzerland

About this paper

Cite this paper

Guha, K., Sahani, R.R., Chakraborty, M., Chakrabarti, A., Saha, D. (2015). Analysis of Secret Key Revealing Trojan Using Path Delay Analysis for Some Cryptocores. In: Satapathy, S., Biswal, B., Udgata, S., Mandal, J. (eds) Proceedings of the 3rd International Conference on Frontiers of Intelligent Computing: Theory and Applications (FICTA) 2014. Advances in Intelligent Systems and Computing, vol 328. Springer, Cham. https://doi.org/10.1007/978-3-319-12012-6_2

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-12012-6_2

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-12011-9

  • Online ISBN: 978-3-319-12012-6

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics