Skip to main content

Hardware Accelerator Design Based on Rough Set Philosophy

  • Conference paper
Rough Sets and Knowledge Technology (RSKT 2014)

Part of the book series: Lecture Notes in Computer Science ((LNAI,volume 8818))

Included in the following conference series:

  • 3798 Accesses

Abstract

This paper presents a design of hardware accelerator for algorithms of rough set theory. A hardware implementation of incremental reduct generation and rule induction is proposed in this paper. Incremental reduct generation algorithm is based on simplified discernibility matrix. The design has been simulated and implemented with Xilinx Artix 7 Field Programmable Gate Array (FPGA) and verified using post synthesis simulation in Xilinx .The hardware accelerator designed is generic and easily reconfigurable due to use of FPGA.The maximum design frequency achieved is 152 MHz. The proposed hardware accelerator is used for the smart grid application. The hardware accelerator extracts important features from the database of the smart grid and generates rules using them. It automates the systems, making it more reliable and less prone to human decision making. It is worth noting that the performance of the hardware accelerator becomes more visible when dealing with larger data sets.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Thangavel, K., Pethalakshmi, A.: Dimensionality reduction based on rough set theory: A review. Applied Soft Computing 9(1), 1–12 (2009)

    Article  Google Scholar 

  2. Kanasugi, A., Matsumoto, M.: Design and Implementation of Rough Rules Generation from Logical Rules on FPGA Board. In: Kryszkiewicz, M., Peters, J.F., Rybiński, H., Skowron, A. (eds.) RSEISP 2007. LNCS (LNAI), vol. 4585, pp. 594–602. Springer, Heidelberg (2007)

    Chapter  Google Scholar 

  3. Pawlak, Z.: Elementary Rough Set Granules: Toward a Rough Set Processor. In: Pal, S.K., et al. (eds.) Rough-Neural Computing Cognitive Technologies, pp. 5–13. Springer (2004)

    Google Scholar 

  4. Kopczynski, M., Stepaniuk, J.: Rough Set Methods and Hardware Implementations. Zeszyty Naukowe Politechniki Białostockiej. Informatyka 8, 5–17 (2011)

    Google Scholar 

  5. Lewis, T., Perkowski, M., Jozwiak, L.: Learning in hardware: Architecture and implementation of FPGA based rough set machine

    Google Scholar 

  6. Tiwari, K.S., Kothari, A.G., Keskar, A.G.: Reduct Generation from Binary Discernibility Matrix: An Hardware Approach. International Journal of Future Computer and Communication 1(3), 270–272 (2012)

    Article  Google Scholar 

  7. Zadeh, L.A.: Foreword. Applied Soft Computing 1(1), 1–2 (2001)

    Article  Google Scholar 

  8. Pawlak, Z.: Rough sets,Theoretical Aspects of Reasoning about Data. Kluwer Academic Publishers, Dordrecht (1991)

    Google Scholar 

  9. Guan, L.: An Incremental Updating Algorithm of Attribute Reduction Set in Decision Tables. In: 2009 Sixth International Conference on Fuzzy Systems and Knowledge Discovery (2009)

    Google Scholar 

  10. Xilinx Block Memory Generator v7.3 Product Guide

    Google Scholar 

  11. Aman, S., Yin, W., Simmhan, Y., Prasanna, V.: Machine Learning for Demand Forecasting in Smart Grid

    Google Scholar 

  12. Bryant, R.E., Hensel, C., Katz, R.H., Gianchandani, E.P.: From Data to Knowledge to Action: Enabling the Smart Grid. In: Computing Community Consortium

    Google Scholar 

  13. Wu, L., Kaiser, G., Rudin, C., Waltz, D., Anderson, R., Boulanger, A., Salleb-Aouissi, A., Dutta, H., Pooleery, M.: Evaluating Machine Learning for Improving Power Grid Reliability. In: ICML 2011 Workshop on Machine Learning for Global Challenge (2011)

    Google Scholar 

  14. Rudin, C., et al.: Machine Learning for the New York City Power Grid. IEEE Transactions on Pattern Analysis and Machine Intelligence

    Google Scholar 

  15. Aman, S., Yin, W., Simmhan, Y., Prasanna, V.: Machine Learning for Demand Forecasting in Smart Grid

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to K. S. Tiwari .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2014 Springer International Publishing Switzerland

About this paper

Cite this paper

Tiwari, K.S., Kothari, A.G., Raghavan, K.S.S. (2014). Hardware Accelerator Design Based on Rough Set Philosophy. In: Miao, D., Pedrycz, W., Ślȩzak, D., Peters, G., Hu, Q., Wang, R. (eds) Rough Sets and Knowledge Technology. RSKT 2014. Lecture Notes in Computer Science(), vol 8818. Springer, Cham. https://doi.org/10.1007/978-3-319-11740-9_21

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-11740-9_21

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-11739-3

  • Online ISBN: 978-3-319-11740-9

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics