Abstract
In the last 2 years, we have been involved in a project entitled, “a feasible study of a future HPC system for memory-intensive applications.” In this project, we have analyzed some representative applications that need exascale computing around 2020, and clarified design specifications to develop a high-end computing system that will become available around 2018 and be best suited for these applications. This article reports results of a conceptual design and performance estimation of the system obtained through the project.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Global Standard for the Microelectronics Industry. http://www.jedec.org/category/technology-focus-area/main-memory-ddr3-ddr4-sdram (2014)
Hybrid Memory Cube Consortium. http://www.hybridmemorycube.org (2014)
MEXT HPC Task Force: In: Japanese Report on Application (R&D). Roadmap for Exascale Computing (2012)
Samuel, W.: Roofline: an insightful visual performance model for floating-point programs and multicore architectures. Lawrence Berkeley National Laboratory. http://escholarship.org/uc/item/5tz795vq (2009)
Top 500 Supercomputer Sites. http://www.top500.org/ (2014)
Watanabe, O., et al.: Characteristic analysis of applications for designing a future HPC system. In: Sustained Simulation Performance 2014. Springer, Berlin (2014)
Yokokawa, M., et al.: Feasibility study of a future HPC system for memory intensive applications - conceptual design of storage system. In: Sustained Simulation Performance 2014. Springer, Berlin (2014)
Acknowledgements
Many colleagues get involved in this project, and great thanks go to Dr. Y.Kaneda and Dr. K.Watanabe of JAMSTEC (Japan Agency for Marine-Earth Science and Technology) as co-leaders of the application group, Professor M. Yokokawa of Kobe University, Associate Professors H. Takizawa, K. Sano and R. Egawa of Tohoku University, and Dr. K.Itakura of JAMSTEC as sub-leaders of the architecture group, Professor M.Koyanagi of Tohoku University as the leader of the 2.5D/3D device group, and Ms. Y.Hashimoto of NEC as the leader of the NEC application, system and device design groups. This project is supported by Ministry of Education, Culture, Sports, Science and Technology of Japan.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2015 Springer International Publishing Switzerland
About this paper
Cite this paper
Kobayashi, H. (2015). Feasibility Study of a Future HPC System for Memory-Intensive Applications: Final Report. In: Resch, M., Bez, W., Focht, E., Kobayashi, H., Patel, N. (eds) Sustained Simulation Performance 2014. Springer, Cham. https://doi.org/10.1007/978-3-319-10626-7_1
Download citation
DOI: https://doi.org/10.1007/978-3-319-10626-7_1
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-10625-0
Online ISBN: 978-3-319-10626-7
eBook Packages: Mathematics and StatisticsMathematics and Statistics (R0)