Skip to main content
SpringerLink
Log in
Book cover

CMOS Continuous-Time Adaptive Equalizers for High-Speed Serial Links pp 81–105Cite as

Adaptation Loop

  • Chapter
  • First Online:

  • 1671 Accesses

Part of the book series: Analog Circuits and Signal Processing ((ACSP))

Abstract

The equalization must be robust to channel variations because in a practical transmission system, the exact characteristics of the channel are not known a priori and can vary significantly. This implies the need for implementing an adaptation scheme along with the continuous-time linear equalizer. In this chapter, we deal with the design of a low-voltage, low-power, fully balanced continuous-time adaptive equalizer that compensates for the limited bandwidth of SI-POF channels. First we will present the proposed adaptation loop and will then focus our attention on the main blocks that make it up. Measurement results will be compared with structures previously proposed in literature.

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   99.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   129.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   139.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. F. Aznar, W. Gaberl, H. Zimmermann, A 0.18 um CMOS transimpedance amplifier with 26 dB dynamic range at 2.5 Gb/s. Microelectron. J. 42(10), 1136–1142 (2011)

    Article  Google Scholar 

  2. F. Aznar, C. Sánchez-Azqueta, S. Celma, B. Calvo, Gigabit receiver over 1-mm SI-POF for home area networks. IEEE J. Lightwave Technol. 30(16), 2668–2674 (2012)

    Article  Google Scholar 

  3. R.G. Carvajal, J. Ramírez-Angulo, A.J. López-Martín, A. Torralba, J.A.G. Galán, A. Carlosena, F.M. Chavero, The flipped voltage follower: a useful cell for low-voltage low-power circuit design. IEEE Trans. Circuits Syst. I Regul. Pap. 52(7), 1276–1291 (2005)

    Article  Google Scholar 

  4. K.-H. Cheng, Y.-C. Tsai, Y.-H. Wu, Y.-F. Lin, A 5-Gb/s inductorless CMOS adaptive equalizer for PCI express generation II applications. IEEE Trans. Circuits Syst. II Express Briefs 57(5), 324–328 (2010)

    Article  Google Scholar 

  5. C. Gimeno, E. Guerrero, C. Aldea, S. Celma, A 2.5 Gb/s low-voltage CMOS fully-differential adaptive equalizer, in Proceedings of 2013 SPIE Microtechnologies Conference (SPIE 2013), (April 2013), pp. 876402-1–876402-8

    Google Scholar 

  6. C. Gimeno, E. Guerrero, S. Celma, C. Aldea, Reliable CMOS adaptive equalizer for short-haul optical networks. Microelectron. Reliab. 54(1), 110–118 (2014)

    Article  Google Scholar 

  7. E. Guerrero, C. Gimeno, C. Sánchez-Azqueta, S. Celma, Power comparator for continuous-time adaptive equalization in ethernet-based instrumentation. Meas. Sci. Technol. 25(8), 087002 (1–4) (2014)

    Google Scholar 

  8. D. Hong, S. Saberi, K.-T. Cheng, C.P. Yue, A two-tone test method for continuous-time adaptive equalizers, in Proceedings in Europe Conference and Exhibition of Design, Automation and Test (DATE07), (April 2007), pp. 1–6

    Google Scholar 

  9. H.-Y. Joo, L.-S. Kim, A data-pattern-tolerant adaptive equalizer using the spectrum balancing method. IEEE Trans. Circuits Syst. II Express Briefs 57(3), 228–232 (2010)

    Article  Google Scholar 

  10. J. Lee, A 20 Gb/s adaptive equalizer in 0.13 µm CMOS technology, in IEEE International Solid-State Circuits Conference (ISSCC), (February 2006), pp. 273–282

    Google Scholar 

  11. D. Lee, J. Han, G. Han, S.M. Park, 10 Gbit/s 0.0065 mm2 6 mW analogue adaptive equalizer utilising negative capacitance, in IEEE International Solid-State Circuits Conference (ISSCC), (February 2009), p. 190

    Google Scholar 

  12. C. Li, F. Gong, P. Wang, A low-power ultra wideband CMOS power detector with an embedded amplifier. IEEE Trans. Instrum. Meas. 59(12), 3270–3278 (2010)

    Article  MathSciNet  Google Scholar 

  13. J. Liu, X. Lin, Equalization in high-speed communication systems. IEEE Circuits Syst. Mag. 4(2), 4–17 (2004)

    Article  Google Scholar 

  14. H. Liu, I. Mohammed, Y. Fan, M. Morgan, J. Liu, L. Hao, An HDMI cable equalizer with self-generated energy ratio adaptation scheme. IEEE Trans. Circuits Syst. II Express Briefs 56(7), 595–599 (2009)

    Article  Google Scholar 

  15. R. Sun, A low-power 20-Gb/s continuous-time adaptive passive equalizer. Thesis, B.S. Tsinghua University 1999, December 2005

    Google Scholar 

  16. J. Sundermeyer, C. Zerna, J. Tan, Integrated analogue adaptive equalizer for gigabit transmission over standard step index plastic optical fibre (SI-POF), in Proceedings of 22nd LEOS Annual Meeting Conference (December 2009)

    Google Scholar 

  17. Q. Yin, W.R. Eisenstadt, R.M. Fox, T. Zhang, A translinear RMS detector for embedded test of RF ICs. IEEE Trans. Instrum. Meas. 54(5), 1708–1714 (2005)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Faculty of Sciences, Electronics Area, University of Zaragoza, Zaragoza, Spain

    Cecilia Gimeno Gasca, Santiago Celma Pueyo & Concepción Aldea Chagoyen

Authors
  1. Cecilia Gimeno Gasca
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Santiago Celma Pueyo
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Concepción Aldea Chagoyen
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Cecilia Gimeno Gasca .

Rights and permissions

Reprints and permissions

Copyright information

© 2015 Springer International Publishing Switzerland

About this chapter

Cite this chapter

Gimeno Gasca, C., Celma Pueyo, S., Aldea Chagoyen, C. (2015). Adaptation Loop. In: CMOS Continuous-Time Adaptive Equalizers for High-Speed Serial Links. Analog Circuits and Signal Processing. Springer, Cham. https://doi.org/10.1007/978-3-319-10563-5_4

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-10563-5_4

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-10562-8

  • Online ISBN: 978-3-319-10563-5

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation