Abstract
In this paper, we propose a high-throughput encryption and decryption IP core based on ZUC, in order to satisfy the demand of confidentiality and data integrity in modern multi-gigabit communication system. Till now, a popular method for improvement of hardware implementation on ZUC is to apply pipeline technology to promote the design’s performance. At the same time, there is another method to take advantage of the unrolling technology into hardware implementation. However, we find that the existing unrolled architecture on ZUC cannot improve the performance efficiently, even may reduce the performance. In this paper, we present our novel optimization techniques: computation rescheduling and single-feedback initialization for improving throughput. Combining these techniques, we propose two unrolled architectures: x2-ZUC and x3-ZUC, both of which significantly improve the performance both on FPGA and ASIC. The performance of our new unrolled architecture on FPGA in Virtex-5 is at least 63.5% higher than the previous design. Meanwhile, on ASIC of 65 nm technology the best performance of our architecture is up to 100 Gbps, which achieves the highest throughput for the hardware implementation of ZUC. The evaluation result suggests that our novel unrolled architecture with the high throughput is suitable for the high-speed and high-throughput data transmissions at a bandwidth of 100 Gbps.
The work is supported by a grant from the National High Technology Research and Development Program of China (863 Program, No.2013AA01A214) and the National Basic Research Program of China (973 Program, No. 2013CB338001).
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Specification of the 3GPP Confidentiality and Integrity Algorithms 128-EEA3 & 128-EIA3. Document 2: ZUC Specification version: 1.6 (2011)
Specification of the 3GPP Confidentiality and Integrity Algorithms 128-EEA3 & 128-EIA3.Document 1: 128-EEA3 and 128-EIA3 Specificationversion: 1.6 (2011)
Specification of the 3GPP Confidentiality and Integrity Algorithms 128-EEA3 & 128-EIA3.Document 3: Implementors Test Dataversion: 1.6 (2011)
Specification of the 3GPP Confidentiality and Integrity Algorithms 128-EEA3 & 128-EIA3. Document 4: Design and Evaluation Report version: 1.6 (2011)
Kitsos, P., Sklavos, N., Skodras, A.: An FPGA Implementation of the ZUC Stream Cipher. In: 2011 14th Euromicro Conference on Digital System Design (DSD), pp. 814–817. IEEE (2011)
Liu, Z., Zhang, L., Jing, J., Pan, W.: Efficient Pipelined Stream Cipher ZUC Algorithm in FPGA. In: The First International Workshop on ZUC Algorithm, pp. 2–3 (December)
Wang, L., Jing, J., Liu, Z., Zhang, L., Pan, W.: Evaluating Optimized Implementations of Stream Cipher ZUC Algorithm on FPGA. In: Qing, S., Susilo, W., Wang, G., Liu, D. (eds.) ICICS 2011. LNCS, vol. 7043, pp. 202–215. Springer, Heidelberg (2011)
Zhang, L., Xia, L., Liu, Z., Jing, J., Ma, Y.: Evaluating the optimized implementations of snow3g and zuc on FPGA. In: 2012 IEEE 11th International Conference on Trust, Security and Privacy in Computing and Communications (TrustCom), pp. 436–442. IEEE (2012)
Gupta, S.S., Chattopadhyay, A., Khalid, A.: Designing integrated accelerator for stream ciphers with structural similarities. Cryptography and Communications 5(1), 19–47 (2013)
Liu, Z., Gao, N., Jing, J., Liu, P.: Hpaz: a high-throughput pipeline architecture of zuc in hardware (2013), http://eprint.iacr.org/
Sen Gupta, S., Chattopadhyay, A., Khalid, A.: HiPAcc-LTE: An Integrated High Performance Accelerator for 3GPP LTE Stream Ciphers. In: Bernstein, D.J., Chatterjee, S. (eds.) INDOCRYPT 2011. LNCS, vol. 7107, pp. 196–215. Springer, Heidelberg (2011)
Kitsos, P., Kostopoulos, G., Sklavos, N., Koufopavlou, O.: Hardware implementation of the RC4 stream cipher. In: 2003 IEEE International Symposium on Micro-NanoMechatronics and Human Science, vol. 3, pp. 1363–1366. IEEE (2005)
ZUC1 Ultra-Compact 3GPP Cipher Core, tech. rep., IP Cores Inc. (2012) http://ipcores.com/ZUC_cipher_IP_core.htm (retrieved on February 5, 2012)
ZUC1 KEY STREAM GENERATOR, tech. rep., Elliptic Tech Inc. (2012), http://elliptictech.com/zh/products-a-solutions/hardware/cryptographic-engines/clp-410 (retrieved on February 5, 2012)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer International Publishing Switzerland
About this paper
Cite this paper
Zhang, Q., Liu, Z., Li, M., Xiang, J., Jing, J. (2014). A High-Throughput Unrolled ZUC Core for 100Gbps Data Transmission. In: Susilo, W., Mu, Y. (eds) Information Security and Privacy. ACISP 2014. Lecture Notes in Computer Science, vol 8544. Springer, Cham. https://doi.org/10.1007/978-3-319-08344-5_24
Download citation
DOI: https://doi.org/10.1007/978-3-319-08344-5_24
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-08343-8
Online ISBN: 978-3-319-08344-5
eBook Packages: Computer ScienceComputer Science (R0)