Abstract
Application Specific Instruction-set Processor (ASIP) has a general-purpose architecture that can be modified and used in a variety of applications. However, this increases the power and memory utilization and affects the functionality and efficiency of ASIP. This paper is defining the flexibility of ASIP for Turbo decoding in term of its functionality and architecture for specific applications such as DVB-RCS, 3GPP. The proposed architecture has a dedicated SIMD (Single Instruction Set Multiple Data), coupled with distributed memory based ASIP. It has been concluded in this paper that ASIP facilitates parallelism at different levels, thereby, increasing the efficiency, power consumption, and processing time.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Berrou, C., Glavieux, A., Thitimasjhima, P.: Near Shannon limit error-correcting coding and decoding: turbo codes, ICC Geneva, (1993)
Prescher, G., Gemmeke, T., Noll, T.: A parameterizable low-power high-throughput turbo decoder. In proceedings Of ICASSP vol. 05, pp. 25–28 Pennsylvania (2005)
Gnaëdig, D., Boutillon, E., Jezequel, M., Gaudet, V., Gulak, G.: “On multiple slice turbo code” The 3rd International Symposium on Turbo Codes and Related Topics, pp.343–346 Brest, France (2003)
Keutzer, K., Malik, S., Newton, A.R.: “From ASIC to ASIP- next design discontinuity”. In: IEEE International Conference on Computer Design: VLSI in computers and processors, pp. 84–90, IEEE Computer Society, Washington (2002)
Vogt,T., Wehn, N.: “A reconfigurable application specific instruction set processor for viterbi and Log-MAP decoding”. In: IEEE Workshop on Signal Processing Systems Design and Implementation, SIPS ‘06 pp. 142–147, Banff, Canada (2006)
Muller, O., Baghdadi, A., Jezequel, M.:“ASIP-based multiprocessor SoC design for simple and double binary turbo decoding”. In: Proceedings Design, Automation And Test In Europe, pp. 1330–1335, Munich (2006)
Muller, O., Baghdadi, A., Jezequel, M.:“From application to ASIP-based FPGA prototype: a case study on turbo decoding”. In: IEEE/IFIP International Symposium on Rapid System Prototyping, Monterey, (2008)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2015 Springer International Publishing Switzerland
About this paper
Cite this paper
Zakaria, F.F., Ehkan, P., Warip, M.N.M., Elshaikh, M. (2015). Parallel ASIP Based Design of Turbo Decoder. In: Sulaiman, H., Othman, M., Othman, M., Rahim, Y., Pee, N. (eds) Advanced Computer and Communication Engineering Technology. Lecture Notes in Electrical Engineering, vol 315. Springer, Cham. https://doi.org/10.1007/978-3-319-07674-4_47
Download citation
DOI: https://doi.org/10.1007/978-3-319-07674-4_47
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-07673-7
Online ISBN: 978-3-319-07674-4
eBook Packages: EngineeringEngineering (R0)