Abstract
Dynamic thread duplication is a known redundancy technique for multi-cores. The approach duplicates a thread under observation for some time period and compares the signatures of the two threads to detect errors. Hybrid multi-cores, typically implemented on platform FPGAs, enable the unique option of running the thread under observation and its copy in different modalities, i.e., software and hardware. We denote our dynamic redundancy technique on hybrid multi-cores as thread shadowing. In this paper we present the concept of thread shadowing and an implementation on a multi-threaded hybrid multi-core architecture. We report on experiments with a block-processing application and demonstrate the overheads, detection latencies and coverage for a range of thread shadowing modes. The results show that trans-modal thread shadowing, although bearing long detection latencies, offers attractive coverage at a low overhead.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Lübbers, E., Platzner, M.: ReconOS: Multithreaded Programming for Reconfigurable Computers. ACM Transactions on Embedded Computing Systems (TECS) 9(1) (October 2009)
Borkar, S.: Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation. IEEE MICRO, 10–16 (November/December 2005)
Stott, E.A., Wong, J.S., Sedcole, P., Cheung, P.Y.: Degradation in FPGAs: Measurement and Modelling. In: Proceedings of the 18th Annual ACM/SIGDA International Symposium on Field Programmable Gate Arrays. FPGA 2010, pp. 229–238. ACM, New York (2010)
Lesea, A., Drimer, S., Fabula, J., Carmichael, C., Alfke, P.: The Rosetta Experiment: Atmospheric Soft Error Rate Testing in Differing Technology FPGAs. IEEE Transactions on Device and Materials Reliability 5(3), 317–328 (2005)
IBM: PowerPC 750GX Lockstep Facility. Application Note (March 2008)
Austin, T.: DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design. In: Proceedings. 32nd Annual International Symposium on Microarchitecture, MICRO-32, pp. 196–207 (1999)
Vadlamani, R., Zhao, J., Burleson, W., Tessier, R.: Multicore Soft Error Rate Stabilization using Adaptive Dual Modular Redundancy. In: Design, Automation Test in Europe Conference Exhibition (DATE), pp. 27–32 (March 2010)
Rodrigues, R., Koren, I., Kundu, S.: An Architecture to Enable Life Cycle Testing in CMPs. In: 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), pp. 341–348 (October 2011)
Mushtaq, H., Al-Ars, Z., Bertels, K.: A User-level Library for Fault Tolerance on Shared Memory Multicore Systems. In: 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits Systems (DDECS), pp. 266–269 (April 2012)
Shye, A., Blomstedt, J., Moseley, T., Reddi, V., Connors, D.: PLR: A Software Approach to Transient Fault Tolerance for Multicore Architectures. IEEE Transactions on Dependable and Secure Computing 6(2), 135–148 (2009)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer International Publishing Switzerland
About this paper
Cite this paper
Meisner, S., Platzner, M. (2014). Thread Shadowing: Using Dynamic Redundancy on Hybrid Multi-cores for Error Detection. In: Goehringer, D., Santambrogio, M.D., Cardoso, J.M.P., Bertels, K. (eds) Reconfigurable Computing: Architectures, Tools, and Applications. ARC 2014. Lecture Notes in Computer Science, vol 8405. Springer, Cham. https://doi.org/10.1007/978-3-319-05960-0_30
Download citation
DOI: https://doi.org/10.1007/978-3-319-05960-0_30
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-05959-4
Online ISBN: 978-3-319-05960-0
eBook Packages: Computer ScienceComputer Science (R0)