Skip to main content
SpringerLink
Log in

ARABICA: A Reconfigurable Arithmetic Block for ISA Customization

  • Conference paper
Reconfigurable Computing: Architectures, Tools, and Applications (ARC 2014)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 8405))

Included in the following conference series:

Abstract

We propose a dynamically reconfigurable arithmetic block architecture for customizing embedded application processor instruction sets. Our architecture uses medium-grained arithmetic blocks and a dedicated but reconfigurable interconnection network to support a wide range of instruction-set extensions. Our experimental results demonstrate the performance of our arithmetic block compared to a general-purpose processor, and its area- and energy-efficiency compared to dedicated arithmetic circuits.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Xilinx, MicroBlaze Processor Reference Guide, UG081 (v12.0) (March 1, 2011)

    Google Scholar 

  2. Xilinx, Virtex-6 FPGA DSP48E1 Slice User Guide, UG369 (v1.3) (February 14, 2011)

    Google Scholar 

  3. Xilinx, LogiCORE IP Fast Simplex Link (FSL) V20 Bus (v2.11c), DS449 (April 19, 2010)

    Google Scholar 

  4. Xilinx, Connecting Customized IP to the MicroBlaze Soft Processor Using the Fast Simplex Link (FSL) Channel, XAPP529 (v1.3) (May 12, 2004)

    Google Scholar 

  5. Landskov, D., et al.: Local Microcode Compaction Techniques. ACM Computing Surveys 12(3), 261–294 (1980)

    Article  Google Scholar 

  6. Xilinx, LogiCORE IP XPS Timer/Counter (v1.02a), DS573 (April 19, 2010)

    Google Scholar 

  7. Texas Instruments, USB Interface Adapter Evaluation Module User’s Guide, Literature Number: SLLU093 (August 2006)

    Google Scholar 

  8. Texas Instruments, Fusion Digital Power Software

    Google Scholar 

  9. Xilinx, Xilinx Power Estimator User Guide, UG440 (v2012.4/14.4) (December 18, 2012)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. LAMIH, Université de Valenciennes et du Hainaut Cambrésis, France

    Ihsen Alouani & Smail Niar

  2. Electrical and Computer Engineering Program, Texas A&M University at Qatar, Qatar

    Mazen A. R. Saghir

Authors
  1. Ihsen Alouani
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Mazen A. R. Saghir
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Smail Niar
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Ruhr-Universität Bochum, Universitätsstr. 150, 44801, Bochum, Germany

    Diana Goehringer

  2. DEIB, Politecnico di Milano, Via Ponzio 34/5,, 20133, Milano, Italy

    Marco Domenico Santambrogio

  3. Faculty of Engineering (FEUP), University of Porto, Rua Dr. Roberto Frias, s/n, 4200-465, Porto, Portugal

    João M. P. Cardoso

  4. Computer Engineering Laboratory, Delft University of Technology, Mekelweg 4, 2628 CD, Delft, The Netherlands

    Koen Bertels

Rights and permissions

Reprints and permissions

Copyright information

© 2014 Springer International Publishing Switzerland

About this paper

Cite this paper

Alouani, I., Saghir, M.A.R., Niar, S. (2014). ARABICA: A Reconfigurable Arithmetic Block for ISA Customization. In: Goehringer, D., Santambrogio, M.D., Cardoso, J.M.P., Bertels, K. (eds) Reconfigurable Computing: Architectures, Tools, and Applications. ARC 2014. Lecture Notes in Computer Science, vol 8405. Springer, Cham. https://doi.org/10.1007/978-3-319-05960-0_25

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-05960-0_25

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-05959-4

  • Online ISBN: 978-3-319-05960-0

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation