Abstract
Active microwave imaging techniques such as radar and tomography are used in a wide range of medical, industrial, scientific, and military applications. Microwave imaging devices emit radio waves and process their reflections to reconstruct an image. However, data processing remains a challenge as image reconstruction algorithms are computationally expensive and many applications come with strictly constrained mechanical or power requirements. We developed Tinuso, a multicore architecture optimized for performance when implemented on an FPGA. Tinuso’s architecture is well suited to run highly parallel image reconstruction applications at a low power budget. In this paper, we describe the design and the implementation of Tinuso’s communication structures, which include a generic 2D mesh on-chip interconnect and a network interface to the processor pipeline. We optimize the network for a latency of one cycle per network hop and attain a high clock frequency by pipelining the feedback loop to manage contention. We implement a multicore configuration with 48 cores and achieve a clock frequency as high as 300 MHz with a peak switching data rate of 9.6 Gbits/s per link on state-of-the-art FPGAs.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Janarthanan, A., Swaminathan, V., Tomko, K.: MoCReS: An Area-Efficient Multi-Clock On-Chip Network for Reconfigurable Systems. In: IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2007 (2007)
Lebedev, I., Shaoyi, C., Doupnik, A., Martin, J., Fletcher, C., Burke, D., Mingjie, L., Wawrzynek, J.: MARC: A many-core approach to reconfigurable computing. In: Conference on Reconfigurable Computing and FPGAs, ReConFig (2010)
Lu, Y., McCanny, J., Sezer, S.: Generic Low-Latency NoC Router Architecture for FPGA Computing Systems. In: Conference on Field Programmable Logic and Applications, FPL 2011 (2011)
Papakonstantinou, A., Liang, Y., Stratton, J., Gururaj, K., Chen, D., Hwu, W.: Multilevel granularity parallelism synthesis on FPGA. In: Symposium on Field-Programmable Custom Computing Machines FCCM (2011)
Roca, A., Flich, J., Dimitrakopoulos, G.: DESA: Distributed elastic switch architecture for efficient networks-on-fpgas. In: Conference on Field Programmable Logic and Applications, FPL (2012)
Schleuniger, P., Kusk, A., Dall, J., Karlsson, S.: Synthetic aperture radar data processing on an fpga multi-core system. In: Conference on Architecture of Computing Systems ARCS (2013)
Schleuniger, P., McKee, S.A., Karlsson, S.: Design principles for synthesizable processor cores. In: Conference on Architecture of Computing Systems ARCS (2012)
Sethuraman, B., Bhattacharya, P., Khan, J., Vemuri, R.: LiPaR: A light-weight parallel router for FPGA-based networks-on-chip. In: Great Lakes Symposium on VLSI, GLSVLSI (2005)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer International Publishing Switzerland
About this paper
Cite this paper
Schleuniger, P., Karlsson, S. (2014). A Synthesizable Multicore Platform for Microwave Imaging. In: Goehringer, D., Santambrogio, M.D., Cardoso, J.M.P., Bertels, K. (eds) Reconfigurable Computing: Architectures, Tools, and Applications. ARC 2014. Lecture Notes in Computer Science, vol 8405. Springer, Cham. https://doi.org/10.1007/978-3-319-05960-0_18
Download citation
DOI: https://doi.org/10.1007/978-3-319-05960-0_18
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-05959-4
Online ISBN: 978-3-319-05960-0
eBook Packages: Computer ScienceComputer Science (R0)