Abstract
The Chapter is devoted to the problems of optimization of Moore FSM logic circuits implemented with FPGAs. The general characteristic is given for methods of functional and structural decomposition. Distinctive features of FPGA are analyzed allowing the number of look-up table (LUT) elements in logic circuits of Moore FSMs to be decreased. The classification of optimization methods are given for Moore FSM including: (1) the transformation of state codes into codes of the classes of pseudoequivalent states (PES); (2) presentation of state codes as concatenations of codes of PES and collections of microoperations; (3) replacement of logical conditions (input variables of FSM) by additional variables. All discussed methods are illustrated by examples. The chapter is written together with PhD student Olena Hebda (University of Zielona Gora, Poland).
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Baranov SI (1994) Logic synthesis of control automata. Kluwer Academic Publishers, Boston
De Micheli G (1994) Synthesis and optimization of digital circuits. McGraw-Hill, New York
Grout I (2008) Digital systems design with FPGAs and CPLDs. Elsevier, Oxford University Press, Inc, Amsterdam
Jenkins J (1995) Design with FPGAs and CPLDs. Prentice Hall, New York
Maxfield C (2004) The design warrior’s guide to FPGAs. Elsevier, Amsterdam
Zeidman B (2002) Designing with FPGAs and CPLDs. CMP Books, Lawrence
Maxfield C (2008) FPGAs: instant access. Elsevier, Oxford
Barkalov AA, Titarenko LA (2009) Synthesis of microprogrammed automata with customized and programmable VLSI. UNITEX, Donetsk (in Russian)
Baranov S, Sklyarov V (1986) Digital devices on programmable LSI with matrix structure. Radio i Swiaz, Moscow (in Russian)
Łuba T, Rawski M, Jachna Z (2002) Functional decomposition as a universal method for logic synthesis of digital circuits. In: Proceeding of IX international conference MIXDES’02, pp 285–290
Łuba T (1994) Multi-level logic synthesis based on decomposition. Microprocess Microsyst 18(8):429–437
Łuba T, Selvaraj H (1995) A general approach to boolean functions decomposition and its application in fpga-based synthesis. VLSI Des 3(3):289–300
Kania D (2004) The logic synthesis for the PAL-based complex programmable logic devices. Zeszyty naukowe Politechniki Ślaskiej, Gliwice (in Polish)
Kania D (2011) Efficient technology mapping method for pal-based devices. In: Adamski M, Barkalov A, Wegrzyn M (eds) Design of digital systems and devices. Springer, Berlin, pp 145–163
Kania D, Czerwinski R (2012) Area and speed oriented synthesis of FSMs for PAL-based CPLDs. Microprocess Microsyst 36(1):45–61
Kania D, Milik A (2010) Logic synthesis based on decomposition for CPLDs. Microprocess Microsyst 34(1):28–38
Opara A, Kania D (2010) Decomposition-based logic synthesis for PAL-based CPLDs. Int J Appl Math Comput Sci 20(2):367–384
Baranov S (2008) Logic and system design of digital systems. TUT Press, Tallinn
Barkalov A, Titarenko L (2009) Logic synthesis for FSM-based control units. Springer, Berlin
Barkalov A, Barkalov A (2001) Optimization of logic circuit of Moore FSM with programmable LSI. Control Syst Mach 6:38–41 (in Russian)
Barkalov A, Barkalov A (2002) Synthesis of control units with transformation of objects. Control Syst Mach 6:41–44 (in Russian)
Barkalov A, Barkalov A (2005) Design of Mealy FSMs with transformation of object codes. Int J Appl Math Comput Sci 15(1):151–158
Barkalov A, Titarenko L, Barkalov A (2012) Structural decomposition as a tool for the optimization of an FPGA-based implementation of a Mealy FSM. Cybern Syst Anal 48(2):313–323
Solovjov V, Klimowicz A (2008) Logic design of digital systems on the base of programmable logic devices. Hot line-Telecom, Moscow (in Russian)
Solovjov VV (2001) Design of digital systems using the programmable logic integrated circuits. Hot line-Telecom, Moscow (in Russian)
Palagin A, Barkalov A, Usifov S, Shvets A (1992) Synthesis of microprogrammed automata with FPLDs. IC NAC Ukraine, Preprint 92:18–26 (in Russian)
Borowik G (2007) Finite state machine synthesis for FPGA structure with embedded memory blocks. PhD thesis, WUT, Warszawa (in Polish)
Rawski H, Tomaszewicz P, Borowski G, Luba T (2011) Logic synthesis method of digital circuits designed for implementation with embedded memory blocks on FPGAs. In: Wegrzyn M, Adamski M, Barkalov A (eds) Design of digital systems and devices. Springer, Berlin, pp 121–144
Barkalov A, Titarenko L (2008) Logic synthesis for compositional microprogram control units. Springer, Berlin
Barkalov AA (2002) Synthesis of control units with PLDs. Donetsk National Technical University, Donetsk (in Russian)
Achasova SN (1987) Algorithms of synthesis of automata on programmable arrays. Radio i Swiaz, Moscow (in Russian)
Barkalov A (1998) Principles of logic optimization for a Moore microprogrammed automaton. Cybern Syst Anal 34(1):54–61
Yang S (1991) Logic synthesis and optimization benchmarks user guide. Technical report, Microelectronics center of North Carolina
Barkalov A, Titarenko L, Hebda O (2010) Matrix implementation of Moore FSM with expansion of coding space. Meas Autom Monit 56(7):694–696
Barkalov A, Titarenko L, Hebda O, Soldatov K (2009) Matrix implementation of Moore FSM with encoding of collections of microoperations. Radioelectron Inf 4:4–8
Barkalov A, Matvienko A, Tsololo S (2011) Optimization of logic circuit of Moore FSM with FPGAs. IC NAC Ukraine 10:22–29 (in Russian)
Barkalov A, Zelenjova I (2001) Optimization of logic circuit of control unit with replacement of variables. Control Syst Mach 1:75–78 (in Russian)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2014 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Sklyarov, V., Skliarova, I., Barkalov, A., Titarenko, L. (2014). Hardware Reduction in Logic Circuits of Moore FSM. In: Synthesis and Optimization of FPGA-Based Systems. Lecture Notes in Electrical Engineering, vol 294. Springer, Cham. https://doi.org/10.1007/978-3-319-04708-9_6
Download citation
DOI: https://doi.org/10.1007/978-3-319-04708-9_6
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-04707-2
Online ISBN: 978-3-319-04708-9
eBook Packages: EngineeringEngineering (R0)