Abstract
In this chapter, we will derive analytical predictions of the phase noise in TDC-based and accumulator-based ADPLLs with \(l\)th-order noise shaping TDCs and DCO driven by a sigma-delta modulator.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Notes
References
A. Abidi, “Basics of Phase Noise and Jitter”, IEEE SSCS Chapter, Apr. 2011. Available at: http://ewh.ieee.org/r7/toronto/chapters/ssc/JitterXandXPhaseXNoise.pdf
K. Kundert, “Predicting the Phase Noise and Jitter of PLL-Based Frequency Synthesizers”, Designer’s Guide Consulting Inc., downloadable at http://www.designers-guide.org/analysis/PLLnoise+jitter.pdf. Last access in October 2012
R. Schreier, G. C. Temes, “Understanding Delta-Sigma Data Converters”, IEEE Press, John Wiley & Sons Inc., 2005.
B. Widrow, I. Kollar, “Quantization Noise”, Cambridge University Press, 2008.
S. Haykin, B. Van Veen, “Signals and Systems”, Second Edition, John Wiley & Sons Inc., 2003.
M. Perrott, “Tutorial on Digital Phase-Locked Loops CICC 2009”, Sep. 2009 Downloadable at: http://www.cppsim.com/PLL_Lectures/digital_pll_cicc_tutorial_perrott.pdf Accessed in Sep. 2013
M. Perrott, “CppSim Reference Manual Version 5”, Aug. 2008 Downloadable at: http://www.cppsim.com/Manuals/cppsimdoc.pdf Accessed in Sep. 2013
A. V. Oppenheim, R. V. Schafer, “Discrete-Time Signal Processing”, Third Edition, Pearson Higher Education Inc., 2010.
R. B. Staszewski, P. T. Balsara, “All-Digital Frequency Synthesizer in Deep-Submicron CMOS”, John Wiley & Sons Inc., 2006.
R. B. Staszewski, K. Waheed, S. Vemulapalli, F. Dulger, J. Wallberg, C.-M. Hung, O. Eliezer “Spur-Free All-Digital PLL in 65nm for Mobile Phones” Solid-State Circuits Conference Digest of Technical Papers (ISSCC 2011), pp. 52–54, Feb. 2011.
N. Pavlovic, J. Bergervoet, “A 5.3GHz Digital-to-Time-Converter-Based Fractional-N All-Digital PLL” Solid-State Circuits Conference Digest of Technical Papers (ISSCC 2011), pp. 54–56, Feb. 2011.
R. B. Staszewski, C.-M. Hung, D. Leipold and P. T. Balsara, “A first multigigaherts digitally controlled oscillator for wireless applications”, IEEE Trans. on Microwave Theory and, Techniques, 51(11), pp. 2154–2164, Nov. 2003.
R. B. Staszewski, C. Fernando, and P. T. Balsara, “Event-driven simulation and modeling of phase noise of an RF oscillator”, IEEE Trans. Circuits Sys. I, vol. 52, no. 4, pp. 723–733, Apr. 2005.
B. Razavi, “RF Microelectronics”, Pearson Education Inc., Second Edition, 2012.
M. Perrott, “PLL Design Using the PLL Design Assistant Program”, Apr. 2005 Downloadable at: http://www.cppsim.com/Manuals/pll_manual.pdf Accessed in Sep. 2013
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2014 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Brandonisio, F., Kennedy, M.P. (2014). Analytical Predictions of Phase Noise in ADPLLs. In: Noise-Shaping All-Digital Phase-Locked Loops. Analog Circuits and Signal Processing. Springer, Cham. https://doi.org/10.1007/978-3-319-03659-5_4
Download citation
DOI: https://doi.org/10.1007/978-3-319-03659-5_4
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-03658-8
Online ISBN: 978-3-319-03659-5
eBook Packages: EngineeringEngineering (R0)