Hot Carrier Reliability Issues of Junctionless Transistor due to Interface Trap Charges for Analog/RF Applications

  • Yogesh Pratap
  • S. Haldar
  • R. S. Gupta
  • Mridula Gupta
Conference paper
Part of the Environmental Science and Engineering book series (ESE)


This paper investigates the analog/RF performance of Junctionless Transistor (JLT) by employing temperature variations, ranging from 200 K to 500 K, along with the influence of interface trap charges. The objective of the present work is to study the performance degradation of junctionless transistor due to interface/fixed trap charges present at the semiconductor/oxide interface of the device at wide temperature ranges. Analog/RF performance distortion in terms of figure of merit (FOM) metrics: intrinsic gain, transconductance, Ion/Ioff ratio, parasitic capacitances, cutoff frequency, current gain, power gain and Gain Transductance Frequency Product (GTFP) has been carried out using ATLAS 3D device simulator. Simulation results reveal that the density of localized charges has strong affects on the device performance and effectively changes the sensitivity of device. It is also analysed that performance degradation is more egregious at low temperature ranges and subthreshold region. This study is beneficial to design and optimization of junctionless device for analog/RF applications.


Junctionless (JL) GTFP RFIC ATLAS 3D Figure of Merit (FOM) 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.



The authors are thankful to CSIR, Govt. of India for providing the financial support to carry out this work. One of the authors (Yogesh Pratap) would like to thank University Grant Commission (UGC) Govt. of India for providing the necessary financial support.


  1. 1.
    International Technology Roadmap for Semiconductor, 2008. [Online]. Available:
  2. 2.
    C-W Lee, A. Borne, I. Ferain, A. Afzalian, R. Yan, N. D. Akhavan, P. Razavi, and J-P Colinge, IEEE Trans. Electron Devices, 57, 620 (2010).CrossRefGoogle Scholar
  3. 3.
    R. T. Doria, M. A. Pavanello, R.D. Trevisoli, M. de Souza, C-W Lee, I Ferain, N. Akhavan, R. Yan, P. Razavi, R. Yu, A. Kranti and J-P Colinge, J.of Inte. Circuit and Systems. 61, 14 (2011).Google Scholar
  4. 4.
    D-Y Jeon, So Jeong Park, Mireille MouisSylvain Barraud, Gyu-Tae Kim Gérard Ghibaudo, Solid State Electronics, 80, 135, (2013).CrossRefGoogle Scholar
  5. 5.
    J.P. Colinge, C.W. Lee, A. Afzalian, N. Dehdashti Akhavan, R. Yan, I. Ferain, P. Razavi, B. O’Neill, A. Blake, M. White, A.M. Kelleher, B. McCarthy, R. Murphy, Nature Nanotechnology, 5, 225, (2010).CrossRefGoogle Scholar
  6. 6.
    R T. Doria, Marcelo A. Pavanello, R.D. Trevisoli, M. de Souza, C-W Lee, I Ferain, N. Akhavan, R. Yan, P. Razavi, R. Yu, A. Kranti and J-P Colinge, IEEE Trans. Electron Devices, 58, 2511, (2011).CrossRefGoogle Scholar
  7. 7.
    DI Moon, SJ Choi, JP Duarte and YK Choi, IEEE Trans. Electron Devices, 60, 1355 (2013).CrossRefGoogle Scholar
  8. 8.
    R. Gautam, M. Saxena, R.S. Gupta, M. Gupta, Microelectronics Reliability, 25, 989 (2012).CrossRefGoogle Scholar
  9. 9.
    Poindexter EH. “MOS interface states: overview and physicochemical perpective.” Semico. Sci. Technol, 4, 961, (1989).Google Scholar
  10. 10.
    L Trabzon, OO. Awadelkarim, Microelectronics Reliability, 38, 651, (1998).CrossRefGoogle Scholar
  11. 11.
    Lho YH, Kim KY., ETRI Journal, 7, 49, (2005).Google Scholar
  12. 12.
    S Deen Naseh, MJ Kumar and C-H. Chen, Microelectronics Reliability, 46, 201 (2006).CrossRefGoogle Scholar
  13. 13.
    TK. Chiang, IEEE Trans Electron Devices, 58 567 (2011).CrossRefGoogle Scholar
  14. 14.
    R. Gautam, M. Saxena, R.S. Gupta and M. Gupta “, Microelectronics Reliability, 53236 (2013).Google Scholar
  15. 15.
    R. K. Sharma, R. S. Gupta and Mridula Gupta, IEEE Trans. Electron Devices, 58, 2936 (2011).CrossRefGoogle Scholar
  16. 16.
    SILVACO Int. Santa Clara, CA, ATLAS 3DDEVICE Simulator, 2012.Google Scholar

Copyright information

© Springer International Publishing Switzerland 2014

Authors and Affiliations

  • Yogesh Pratap
    • 1
  • S. Haldar
    • 2
  • R. S. Gupta
    • 3
  • Mridula Gupta
    • 1
  1. 1.Semiconductor Device Research Laboratory, Department of Electronic ScienceUniversity of DelhiNew DelhiIndia
  2. 2.Department of Physics, Motilal Nehru CollegeUniversity of DelhiNew DelhiIndia
  3. 3.Department of E&C EngineeringMaharaja Agrasen Institute of TechnologyRohini, New DelhiIndia

Personalised recommendations