Skip to main content

Impact of Fin Sidewall Taper Angle on Sub-14 nm FinFET Device Performance

  • Conference paper

Part of the book series: Environmental Science and Engineering ((ENVENG))

Abstract

Recent advances in FinFET technology include fins with tapered sidewalls in addition to conventional vertical sidewall fins. Our 3-D TCAD simulation results suggest that for low to moderately doped fins, vertical sidewall fins have superior electrical performance. Only at extremely high fin doping concentrations could tapered sidewall fins be electrically beneficial.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   259.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD   329.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. P. Hashemi et al, “High-Performance Si1-xGex Channel on Insulator Trigate PFETs Featuring an Implant-Free Process and Aggressively-Scaled Fin and Gate Dimensions”, Symp. VLSI Tech., 2013.

    Google Scholar 

  2. R. Brian et al, “A 22 nm High Performance Embedded DRAM SoC Technology Featuring Tri-gate Transistors and MIMCAP COB”, Symp. VLSI Tech., 2013.

    Google Scholar 

  3. T. Hook, “Fully Depleted Devices for Designers: FDSOI and FinFETs,” Custom Integrated Circuits Conference, 2012.

    Google Scholar 

  4. T. Hook, “FinFET Isolation Considerations and Ramifications: Bulk vs SOI,” Advanced Substrate News, April 2013.

    Google Scholar 

  5. Auth C. et al, “A 22 nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors”, Symp. VLSI Tech., 2012.

    Google Scholar 

  6. Sentaurus Structure Editor, Version D-2010.03, Synopsys Inc., March 2010

    Google Scholar 

  7. M. Ieong et al., “Technology Modeling for Emerging SOI Devices”, SISPAD 2002, pp. 225-230, 2002.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Abhisek Dixit .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2014 Springer International Publishing Switzerland

About this paper

Cite this paper

Dixit, A., Hook, T.B., Johnson, J.B., Nowak, E.J., Murali, K.V. (2014). Impact of Fin Sidewall Taper Angle on Sub-14 nm FinFET Device Performance. In: Jain, V., Verma, A. (eds) Physics of Semiconductor Devices. Environmental Science and Engineering(). Springer, Cham. https://doi.org/10.1007/978-3-319-03002-9_2

Download citation

Publish with us

Policies and ethics