Abstract
In this paper, we present an energy dissipation model for reconfigurable systems in which FPGAs have the property of online reprogramming. The proposed system contains regular nodes and one control node. Each regular node contains both CPU - capable of software processing, and FPGA unit which after being programmed with bitstream serves as the hardware processing parts. Nodes are connected in some structure and the connections form the transport layer. The system is capable of processing tasks in a distributed manner and communication, control and processing parts are taken into consideration in the energy equations. The model has also been used for algorithms that formed the complete system that is used for experimentation.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Gokhale, M.B., Graham, P.S.: Reconfigurable Computing, Accelerating Computation with Field-Programmable Gate Arrays. Springer (2005)
Hauck, S., Dehon, A.: Reconfigurable computing – The theory and practice of FPGA-based computing. Morgan Kaufmann/Elsevier (2008)
Mahajan, S., Shah, S.: Distributed Computing. Oxford University Press (2010)
Samara, S., Schomaker, G.: Self-adaptive OS Service Model in Relaxed Resource Distributed Reconfigurable System on Chip (RSoC). Future Computing, Service Computation, Cognitive, Adaptive, Content, Patterns, 1–8 (2009)
Nadeem, M.F., Ostadzadeh, S.A., Nadeem, M., Wong, S., Bertels, K.: A Simulation Framework for Reconfigurable Processors in Large-scale Distributed Systems. In: 2011 International Conference on Parallel Processing Workshops, pp. 352–360 (2011)
Salvador, R., Otero, A., Mora, J., De la Torre, E., Riesgo, T., Sekanina, L.: Self-reconfigurable Evolvable Hardware System for Adaptive Image Processing. IEEE Transactions on Computers (2013)
Jasiunas, M., Kearney, D., Bowyer, R.: Connectivity, Resource Integration, and High Performance Reconfigurable Computing for Autonomous UAVs. In: IEEE Aerospace Conference, pp. 1–8 (2005)
Korpela, E., Werthimer, D., Anderson, D., Cobb, J., Lebofsky, M.: SETI@home-massively distributed computing for SETI. Computing in Science & Engineering 3(1), 78–83 (2001)
Ballinger, N.: ASIC technical training-the challenges and opportunities. In: Proceedings of Second Annual IEEE ASIC Seminar and Exhibit, pp. P14-4/1-4 (1989)
Zydek, D., Selvaraj, H., Gewali, L.: Synthesis of Processor Allocator for Torus-Based Chip MultiProcessors. In: Proceedings of 7th International Conference on Information Technology: New Generations (ITNG 2010), pp. 13–18. IEEE Computer Society Press (2010), doi:10.1109/ITNG.2010.145
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer International Publishing Switzerland
About this paper
Cite this paper
Chmaj, G., Selvaraj, H., Gewali, L. (2014). Tracker-Node Model for Energy Consumption in Reconfigurable Processing Systems. In: Swiątek, J., Grzech, A., Swiątek, P., Tomczak, J. (eds) Advances in Systems Science. Advances in Intelligent Systems and Computing, vol 240. Springer, Cham. https://doi.org/10.1007/978-3-319-01857-7_49
Download citation
DOI: https://doi.org/10.1007/978-3-319-01857-7_49
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-01856-0
Online ISBN: 978-3-319-01857-7
eBook Packages: EngineeringEngineering (R0)