Skip to main content
SpringerLink
Log in
Book cover

Models, Methods, and Tools for Complex Chip Design pp 89–108Cite as

A Design and Verification Methodology for Mixed-Signal Systems Using SystemC-AMS

  • Conference paper
  • First Online:

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 265))

Abstract

This chapter presents a unified platform for design and verification of mixed-signal systems using SystemC-AMS standard. The platform bases on a bottom-up design and a top-down verification methodologies. In the methodologies, several hierarchical abstraction levels of the system are considered. These abstraction levels are: system, functional, macromodel and circuit levels. We introduce a simple and efficient solution to implement an interface between system level models and their circuit level realizations. Simulation tools such as SystemC-AMS and Spice simulators are combined with a sizing tool named CHAMS, in order to achieve a unified and standard design and verification environment. Moreover, a transient simulation scheme is proposed to simulate nonlinear dynamic behavior of complete mixed-signal systems. The unified platform is used to design and verify a pipeline ADC. The simulation results prove the effectiveness of the proposed structure and methodology.

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. Rutenbar, R.A.: Design automation for analog: the next generation of tool challenges. In: ACM International Conference on Computer-Aided Design, San Jose, pp. 458–460 (2006)

    Google Scholar 

  2. Taranovich, S.: Analog design in the 21st century: challenges, tools, and IC advances. http://www.edn.com (2012)

  3. Graeb, H.E.: Analog Design Centering and Sizing. Springer, Heidelberg (2007)

    Google Scholar 

  4. Accellera Systems Initiative: SystemC AMS 2.0 standard. http://www.accellera.org/downloads/standards/systemc/ams/ (2013)

  5. Vladimirescu, A.: The SPICE Book. Wiley, New York (1994)

    Google Scholar 

  6. Sommer, R., Rugen-Herzig, I., Hennig, E., Gatti, U., Malcovati, P., Maloberti, F., Einwich, K., Clauss, C., Schwarz, P., Noessing, G.: From system specification to layout: seamless top-down design methods for analog and mixed-signal applications. In: Design, Automation and Test in Europe, Paris, pp. 884–891 (2002)

    Google Scholar 

  7. IEEE Computer Society: 1666–2011 IEEE Standard SystemC Language Reference Manual. IEEE, 1666–2011.

    Google Scholar 

  8. Zaidi, Y., Grimm, C., Hasse, J.: On mixed abstraction, languages, and simulation approach to refinement with systemC AMS. EURASIP J. Embed. Syst. (2010). doi:10.1155/2010/489365

    Google Scholar 

  9. Kirchner, T., Bannow, N., Grimm, C.: Analogue mixed signal simulation using spice and SystemC. In: Design, Automation Test in Europe Conference Exhibition, Nice, pp. 284–287 (2009)

    Google Scholar 

  10. Iskander, R., Louërat, M.-M., Kaiser, A.: Automatic DC operating point computation and design plan generation for analog IPs. Analog Integr. Circuit Signal Process. J. 56, 93–105 (2008)

    Article  Google Scholar 

  11. Iskander, R., Louërat, M.-M., Kaiser, A.: Hierarchical sizing and biasing of analog firm intellectual properties. Integr. VLSI J. 233, 123–148 (2013)

    Google Scholar 

  12. Javid, F., Iskander, R., Louërat, M.-M.: Simulation-based hierarchical sizing and biasing of analog firm IPs. In: IEEE International Behavioral Modeling and Simulation Conference, San Jose, pp. 43–48 (2009)

    Google Scholar 

  13. Javid, F., Iskander, R., Durbin, F., Louërat, M.-M.: Analog circuits sizing using the fixed point iteration algorithm with transistor compact models. In: IEEE Mixed Design of Integrated Circuits and Systems, Warsaw, pp. 45–50 (2012)

    Google Scholar 

  14. Vachoux, A., Grimm, C., Einwich, K.: Extending SystemC to support mixed discrete-continuous system modeling and simulation. In: IEEE International Symposium on Circuits and Systems, Kobe, pp. 5166–5169 (2005)

    Google Scholar 

  15. Mu, Z., Van Leuken, R.: SystemC-AMS model of a dynamic large-scale satellite-based AIS-like network. In: Forum on Specification and Design Languages, Oldenburg, pp. 1–8 (2011)

    Google Scholar 

  16. Cenni, F., Scotti, S., Simeu, E.: Behavioral modeling of a CMOS video sensor platform using systemc AMS/TLM. In: Forum on Specification and Design Languages, Oldenburg, pp. 1–6 (2011)

    Google Scholar 

  17. Levi, T., Lewis, N., Tomas, J., Fouillat, P.: IP-based methodology for analog design flow: application on neuromorphic engineering. In: IEEE International NEWCAS-TAISA Conference, Montreal, pp. 343–346 (2008)

    Google Scholar 

  18. Saleh, R., Wilton, S., Mirabbasi, S., Hu, A., Greenstreet, M., Lemieux, G., Pande, P.P., Grecu, C., Ivanov, A.: System-on-chip: reuse and integration. Proc. IEEE 94(6), 1050–1069 (2006)

    Article  Google Scholar 

  19. Liu, W.: MOSFET Models for SPICE Simulation: Including BSIM3v3 and BSIM4. Wiley, New York (2001)

    Google Scholar 

  20. NXP. MOS model PSP level 103. http://www.nxp.com/models/mos/_models/psp/ (2011)

  21. Enz, C., Krummenacher, F., Vittoz, E.: An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications. Analog Integr. Circuits Signal Process. J. 8(1), 83–114 (1995)

    Article  Google Scholar 

  22. Javid, F., Iskander, R., Louërat, M.-M., Dupuis, D.: Analog circuits sizing using bipartite graphs. In: IEEE International Midwest Symposium on Circuits and Systems, Seoul, pp. 1–4 (2011)

    Google Scholar 

  23. Libes, D.: Exploring Expect: A Tcl-Based Toolkit for Automating Interactive Programs. O’Reilly Meida, Sebastopol (1994)

    Google Scholar 

  24. Maehne, T., Vachoux, A., Giroud, F., Contaldo, M.: A VHDL-AMS modeling methodology for top-down/bottom-up design of RF systems. In: Forum on Specification and Design Languages, Sophia Antipolis, pp. 1–7 (2009)

    Google Scholar 

  25. Graeb, H., Zizala, S., Eckmueller, J., Antreich, K.: The sizing rules method for analog integrated circuit design. In: IEEE/ACM International Conference on Computer Aided Design, San Jose, pp. 343–349 (2001)

    Google Scholar 

  26. Allen, P.E., Holberg, D.R.: CMOS Analog Circuit Design. Oxford University Press, Oxford (2002)

    Google Scholar 

Download references

Acknowledgements

This work was funded by the project Verification For Heterogenous Reliable Design and Integration (VERDI), which is supported by the European Commission within the 7th Framework Programme for Research and Technological Development (FP7/ICT 287562).

Author information

Authors and Affiliations

  1. Université Pierre et Marie Curie, LIP6, 4 Place Jussieu, 75252, Paris, France

    Yao Li, Ramy Iskander, Farakh Javid & Marie-Minerve Louërat

Authors
  1. Yao Li
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Ramy Iskander
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Farakh Javid
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Marie-Minerve Louërat
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Yao Li .

Editor information

Editors and Affiliations

  1. Institute of Computer Technology, Vienna University of Technology, Vienna, Austria

    Jan Haase

Rights and permissions

Reprints and permissions

Copyright information

© 2014 Springer International Publishing Switzerland

About this paper

Cite this paper

Li, Y., Iskander, R., Javid, F., Louërat, MM. (2014). A Design and Verification Methodology for Mixed-Signal Systems Using SystemC-AMS. In: Haase, J. (eds) Models, Methods, and Tools for Complex Chip Design. Lecture Notes in Electrical Engineering, vol 265. Springer, Cham. https://doi.org/10.1007/978-3-319-01418-0_6

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-01418-0_6

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-01417-3

  • Online ISBN: 978-3-319-01418-0

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation