Skip to main content
SpringerLink
Log in

Resource Modeling and Compile Time Scheduling

  • Chapter
  • First Online:
Book cover Scheduling Real-Time Streaming Applications onto an Embedded Multiprocessor

Part of the book series: Embedded Systems ((EMSY,volume 24))

  • 1056 Accesses

Abstract

In our approach to Software-Defined Radio, a radio transceiver is a concurrent software program expressed by means of a data flow graph. In this chapter, we show how such a data flow graph can be partially scheduled at compile time to a heterogeneous multiprocessor platform, in such a way that guarantees of Hard Real-Time performance can be given.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Bibliography

  1. M. Bekooij et al. Dataflow analysis for real-time embedded multiprocessor system design. In Dynamic and Robust Streaming in and between Connected Consumer Electronic Devices, volume 3, pages 81–108. Springer, 2005.

    Google Scholar 

  2. K. Berkel et al. Vector processing as an enabler for software-defined radio in handheld devices. EURASIP Journal on Applied Signal Processing, 2005(16), 2005.

    Google Scholar 

  3. J. Cochet-Terrasson et al. Numerical computation of spectral elements in max-plus algebra. In Proc. IFAC Conf. on Syst. Structure and Control, 1998.

    Google Scholar 

  4. D. Culler et al. Parallel Computer Architecture: a hardware/software approach. Morgan Kaufmann, 1999.

    Google Scholar 

  5. A. Dasdan. Experimental analysis of the fastest optimum cycle ratio and mean algorithms. ACM Transactions on Design Automation of Electronic Systems, 9(4):385–418, Oct. 2004.

    Article  Google Scholar 

  6. D. Feitelson. Job scheduling in multiprogrammed parallel systems. Technical report, IBM Research Report RC, 1994.

    Google Scholar 

  7. GNU Project. GLPK website. In http://www.gnu.org/software/glpk/, 2011.

  8. K. Goossens et al. Guaranteeing the quality of service in networks on chip. Kluwer, 2003.

    Google Scholar 

  9. R. Govindarajan, G. Gao, and P. Desai. Minimizing memory requirements in rate-optimal schedules. In Proc. Int’l Conf. on Application-Specific Array Processors, pages 75–86, Aug. 1993.

    Google Scholar 

  10. M. Grant and S. Boyd. CVX: Matlab software for disciplined convex programming, version 1.21. http://cvxr.com/cvx, Feb. 2011.

  11. M. Grant, S. Boyd, and Y. Ye. Disciplined convex programming. In Global Optimization: From Theory to Implementation, Nonconvex Optimization and Its Application Series, pages 155–210. Springer, 2006.

    Google Scholar 

  12. A. Lele, O. Moreira, and P. J. Cuijpers. A new data flow analysis model for tdm. In Proceedings of the tenth ACM international conference on Embedded software, EMSOFT ’12, pages 237–246, New York, NY, USA, 2012. ACM.

    Google Scholar 

  13. A. Moonen, M. Bekooij, and J. van Meerbergen. Timing analysis model for network based multiprocessor systems. In Proc. Workshop of Circuits, System and Signal Processing (ProRISC), pages 91–99, Veldhoven, The Netherlands, 2004.

    Google Scholar 

  14. O. Moreira, T. Basten, M. Geilen, and S. Stuijk. Buffer sizing for rate-optimal single-rate data-flow revisited. In IEEE Transactions on Computers, 2010.

    Google Scholar 

  15. O. Moreira, M. Bekooij, and J. Mol. Online resource management for a multiprocessor with a network-on-chip. In Proc. ACM Symposium on Applied Computing, March 2007.

    Google Scholar 

  16. O. Moreira, M. Bekooij, J. Mol, and J. van Meerbergen. Multiprocessor resource allocation for hard real-time streaming with a dynamic job mix. In Proc. IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), March 2005.

    Google Scholar 

  17. Q. Ning and G. Gao. A novel framework of register allocation for software pipelining. In Proceedings of the ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, pages 29–42, 1993.

    Google Scholar 

  18. P. Poplavko, T. Basten, M. Bekooij, J. van Meerbergen, and B. Mesman. Task-level timing models for guaranteed performance in multiprocessor networks-on-chip. In Proc. Int’l Conf. on Compilers, Architectures and Synthesis for Embedded Systems (CASES), pages 63–72, 2003.

    Google Scholar 

  19. S. Sriram and S. Bhattacharyya. Embedded Multiprocessors: Scheduling and Synchronization. Marcel Dekker Inc., 2000.

    Google Scholar 

  20. D. Stiliadis and A. Varma. Latency-rate servers: a general model for analysis of traffic scheduling algorithms. IEEE/ACM Trans. Netw., 6(5):611–624, 1998.

    Article  Google Scholar 

  21. M. Strik et al. Heterogeneous multiprocessor for the management of real-time video and graphics streams. IEEE Journal of Solid-State Circuits, 35(11):1722–1731, 2000.

    Article  Google Scholar 

  22. S. Stuijk et al. Multiprocessor resource allocation for throughput-constrained synchronous dataflow graphs. In Proc. Design Automation Conference (DAC), 2007.

    Google Scholar 

  23. M. Wiggers. Aperiodic Multiprocessor Scheduling. PhD thesis, University of Twente, June 2009.

    Google Scholar 

  24. M. Wiggers, M. Bekooij, M. Geilen, and T. Basten. Simultaneous budget and buffer size computation for throughput-constrained task graphs. In Proceedings of the Design, Automation and Test in Europe (DATE) Conference, 2010.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Ericsson, Eindhoven, The Netherlands

    Orlando Moreira

  2. Faculty of Electrical Engineering, Eindhoven University of Technology, Eindhoven, The Netherlands

    Henk Corporaal

Authors
  1. Orlando Moreira
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Henk Corporaal
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

Copyright information

© 2014 Springer International Publishing Switzerland

About this chapter

Cite this chapter

Moreira, O., Corporaal, H. (2014). Resource Modeling and Compile Time Scheduling. In: Scheduling Real-Time Streaming Applications onto an Embedded Multiprocessor. Embedded Systems, vol 24. Springer, Cham. https://doi.org/10.1007/978-3-319-01246-9_5

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-01246-9_5

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-01245-2

  • Online ISBN: 978-3-319-01246-9

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation