Conclusions and Future Scope

  • Viranjay M. Srivastava
  • Ghanshyam Singh
Part of the Analog Circuits and Signal Processing book series (ACSP, volume 122)


After modeling of the symmetrical double-gate (DG) MOSFET, we have drawn the layout and simulate with the parameters available in the MOSFET. It includes the basics of the circuit elements parameter required for the radio-frequency subsystems of the integrated circuits such as drain current, output voltage, threshold voltage, capacitances, resistances at switch ON-state condition, oxide thickness, resistance of polysilicon, number of bulk capacitors, and power or voltage gain. For the purpose of RF/microwave switch, we have explored the methods to minimize the control voltage, resistance for the switching condition, and the capacitances for isolation. However, double-pole four-throw (DP4T) CMOS inverter switch has been designed with low insertion loss and low control voltage. The DP4T RF CMOS switch has been designed using the independently controlled double gate, which has been discussed in detail, and the impact on the power consumption with respect to ON-state resistance and current, propagation delay, leakage behavior, as well as area of the device is presented. It shows that the numbers of transistor are reduced with the application of DG MOSFET and also the area can be significantly reduced for logic gates; therefore, the logic density per area increases. The favorable condition for low-power circuit is that where both transistor gates are on the same potential contribution even a reduced amount of the leakage current. The proposed DP4T RF CMOS switch design with double-gate transistors modifies the conventional analog switch circuit design to operate with digital signals to achieve isolation buffering for bidirectional signals and high-density packing of multiple buffer switches operating under single enable control in a single package.


Drain Current Subthreshold Swing Hafnium Dioxide Lateral Electric Field Random Dopant Fluctuation 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    Ji Wu and Gaofeng Wang, “Cost evaluation on reuse of generic network service dies in three-dimensional integrated circuits,” Microelectronics Journal, vol. 44, no. 2, pp. 152–162, Feb. 2013.MathSciNetCrossRefGoogle Scholar
  2. 2.
    Shih Chang Tsai, San Lein Wu, Bo Chin Wang, Shoou Jinn Chang, Che Hua Hsu, and J. F. Chen, “Low-frequency noise characteristics for various ZrO2-added HfO2-based 28-nm high-k /metal-gate n-MOSFETs,” IEEE Electron Device Letters, vol. 34, no. 7, pp. 834–836, July 2013.CrossRefGoogle Scholar
  3. 3.
    Juun Yu Tsai, Ting Chang Wen Hung Lo, Ching En Chen, Szu Han Ho, Hua Mao Chen, Ya Hsiang Tai, and Cheng Tung Huang, “Abnormal sub-threshold swing degradation under dynamic hot carrier stress in HfO2/TiN n-channel metal-oxide-semiconductor field-effect-transistors,” Applied Physics Letters, vol. 103, no. 2, pp. 106–108, July 2013.Google Scholar
  4. 4.
    S. Garduno, A. Cerdeira, M. Estrada, J. Alvarado, V. Kilchytska, and D. Flandre, “Improved modeling of gate leakage currents for Fin–shaped field–effect transistors,” J. of Applied Physics, vol. 113, no. 12, pp. 507–509, March 2013.CrossRefGoogle Scholar
  5. 5.
    S. Das and S. Kundu, “Simulation to study the effect of oxide thickness and high-k dielectric on drain induced barrier lowering in n-type MOSFET,” IEEE Trans. on Nanotechnology, 2014, in press.Google Scholar
  6. 6.
    J. W. Liu, M. Y. Liao, M. Imura, H. Oosato, E. Watanabe, A. Tanaka, and Y. Koide, “Interfacial band configuration and electrical properties of LaAlO3/Al2O3/hydrogenated-diamond metal-oxide-semiconductor field effect transistors,” J. of Applied Physics, vol. 114, no. 8, pp. 108–114, Aug. 2013.Google Scholar
  7. 7.
    X. Gong, B. Liu, and Y. Yeo, “Gate Stack Reliability of MOSFETs with High Mobility Channel Materials: Bias Temperature Instability,” IEEE Trans. Device and Materials Reliability, 2014, in press.Google Scholar
  8. 8.
    Yuya Minoura, Atsushi Kasuya, Takuji Hosoi, Takayoshi Shimura, Heiji Watanabe, “Design and control of Ge-based metal-oxide-semiconductor interfaces for high-mobility field-effect transistors with ultrathin oxynitride gate dielectrics,” Applied Physics Letters, vol. 103, no. 3, pp. 502–506, July 2013.CrossRefGoogle Scholar
  9. 9.
    Udit Monga, Dag M. Nilsen, Tor A. Fjeldly, “Modeling of electrostatics and drain current in nanoscale quadruple-gate MOSFET using conformal mapping techniques,” Microelectronics Journal, vol. 44, no. 1, pp. 3–6, Jan. 2013.CrossRefGoogle Scholar
  10. 10.
    S. Venugopalan, M. A. Karim, S. Salahuddin, A. M. Niknejad, and C. C. Hu, “Phenomenological compact model for QM charge centroid in multigate FETs,” IEEE Trans. on Electron Devices, vol. 60, no. 4, pp. 1480–1484, April 2013.CrossRefGoogle Scholar
  11. 11.
    P. Suveetha Dhanaselvam and N. B. Balamurugan, “Analytical approach of a nanoscale triple-material surrounding gate (TMSG) MOSFETs for reduced short-channel effects,” Microelectronics Journal, vol. 44, no. 5, pp. 400–404, May 2013.CrossRefGoogle Scholar
  12. 12.
    Zhong Wang, Jason Ralph, Naser Sedghi, and Steve Hall, “Bound states within the notch of the HfO2/GeO2/Ge stack,” J. of Vacuum Science and Technology B: Microelectronics and Nanometer Structures, vol. 31, no. 2, pp. 209–214, March 2013.Google Scholar
  13. 13.
    X. Sun, O. I. Saadat, K. S. Chang, T. Palacios, S. Cui, and T. P. Ma, “Study of gate oxide traps in HfO2/AlGaN/GaN metal-oxide-semiconductor high-electron-mobility transistors by use of ac transconductance method,” Applied Physics Letters, vol. 102, no. 10, pp. 504–507, March 2013.Google Scholar
  14. 14.
    K. Manabe, K. Watanabe, H. Jagannathan, and V. K. Paruchuri, “Mechanism for leakage reduction by la incorporation in a HfO2/SiO2/Si gate stack,” IEEE Electron Device Letters, vol. 34, no. 3, pp. 348–350, March 2013.CrossRefGoogle Scholar
  15. 15.
    Rui Zhang, Po Chin Huang, Ju Chin Lin, N. Taoka, M. Takenaka, and S. Takagi, “High mobility Ge p- and n-MOSFETs with 0.7 nm EOT using HfO2/Al2O3/GeOx/Ge gate stacks fabricated by plasma post oxidation,” IEEE Trans. on Electron Devices, vol. 60, no. 3, pp. 927–934, March 2013.CrossRefGoogle Scholar
  16. 16.
    S. Knebel, S. Kupke, U. Schroeder, S. Slesazeck, T. Mikolajick, R. Agaiby, and M. Trentzsch, “Influence of frequency dependent time to breakdown on high-k/metal gate reliability,” IEEE Trans. on Electron Devices, vol. 60, no. 7, pp. 2368–2371, July 2013.CrossRefGoogle Scholar
  17. 17.
    Szu Ho, Ting Chang, Ying Lu, Wne Lo, and Ching Chen, “Investigation of extra traps measured by charge pumping technique in high voltage zone in p-channel metal-oxide-semiconductor field-effect transistors with HfO2/metal gate stacks,” Applied Physics Letters, vol. 102, no. 1, pp. 106–109, Jan. 2013.Google Scholar
  18. 18.
    Viranjay M. Srivastava, K. S. Yadav, and G. Singh, “DP4T RF CMOS switch: A better option to replace SPDT switch and DPDT switch,” Recent Patents on Electrical and Electronic Engineering, vol. 5, no. 3, pp. 244–248, Oct. 2012.Google Scholar
  19. 19.
    K. Ito, C. Niclass, I. Aoyagi, H. Matsubara, M. Soga, S. Kato, M. Maeda, and M. Kagami, “System design and performance characterization of a MEMS-based laser scanning time-of-flight sensor based on a 256 x 64-pixel single-photon imager,” IEEE Photonics Journal, vol. 5, no. 2, p. 6800114, April 2013.CrossRefGoogle Scholar
  20. 20.
    J. Szelc and H. Rutt, “Near-field THz imaging and spectroscopy using a multiple subwavelength aperture modulator,” IEEE Transactions on Terahertz Science and Technology, vol. 3, no. 2, pp. 165–171, March 2013.CrossRefGoogle Scholar
  21. 21.
    Viranjay M. Srivastava and G. Singh, “Testing of cylindrical surrounding double-gate MOSFET parameters using image acquisition,” J. of Signal Processing Theory and Applications, vol. 2, no. 1, pp. 43–53, Aug. 2013.Google Scholar
  22. 22.
    C. C. Liebe and K. Coste, “Distance measurement utilizing image-based triangulation,” IEEE Sensors Journal, vol. 13, no. 1, pp. 234–244, Jan. 2013.CrossRefGoogle Scholar

Copyright information

© Springer International Publishing Switzerland 2014

Authors and Affiliations

  • Viranjay M. Srivastava
    • 1
  • Ghanshyam Singh
    • 1
  1. 1.Department of Electronics and Communication EngineeringJaypee University of Information TechnologySolanIndia

Personalised recommendations