• Viranjay M. Srivastava
  • Ghanshyam Singh
Part of the Analog Circuits and Signal Processing book series (ACSP, volume 122)


With the development of electric telegraph by William Cooke and Charles Wheatstone, the telecommunication technology has been commercialized in 1838 [1]. This technology was rapidly replaced by Samuel Morse, with the introduction of the Morse code in 1844, which reduced the communication into dots and dashes, and listening to the receiver [2]. The wireless technology came to existence in 1901 when Guglielmo Marconi successfully transmitted radio signals across the Atlantic Ocean. The possibility of replacing the telegraphs and telephone communications with wave transmission is an exciting future. However, the two-way wireless communication has been materialized in the military, although it remained limited to one-way radio and television broadcasting by large and expensive stations. The ordinary two-way phone conversations would still go over wires for many decades. The invention of the large-scale integration (LSI) transistor, the development of Shannon’s information theory, and the conception of the cellular system all at Bell Laboratories paved the way for affordable mobile communications.


Wireless Local Area Network Insertion Loss CMOS Technology Antenna Selection Device Under Test 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    William Fothergill Cooke, The Electric Telegraph, W. H. Smitha and Sons, London, 1857.Google Scholar
  2. 2.
    Hubbard and Geoffrey, Cooke and Wheatstone and the Invention of the Electric Telegraph, Routledge and Kegan Paul Publications, London, 1965.Google Scholar
  3. 3.
    Christopher Buff, “Radio receivers-past and present,” Proc. of the IRE, vol. 50, no. 5, pp. 884–891, May 1962.Google Scholar
  4. 4.
    U. S. Bureau of Naval Personnel, Basic Electronics, Courier Dover Publications, 1973.Google Scholar
  5. 5.
    M. Steyaert J. Janssens, B. De Muer, M. Borremans, and N. Itoh, “A 2 V CMOS cellular transceiver front-end,” IEEE J. of Solid State Circuits, vol. 35, no. 12, pp. 1895–1907, Dec. 2000.Google Scholar
  6. 6.
    Behzad Razavi, “Challenges in portable RF transceiver design,” IEEE Circuits and Devices Magazine, vol. 12, no. 5, pp. 12–25, Sept. 1996.Google Scholar
  7. 7.
    G. Boeck, D. Pienkowski, R. Circa and R. Kakerow, “RF front-end technology for reconfigurable mobile systems,” Proc. of IEEE Int. Conf. on Microwave and Optoelectronics, Brazil, 20–23 Sept. 2003, pp. 863–868.Google Scholar
  8. 8.
    G. Chien, F. Weishi, Y. Hsu, and L. Tse, “A 2.4 GHz CMOS transceiver and baseband processor chipset for 802.11b wireless LAN application,” Proc. of IEEE Int. Conf. on Solid State Circuits, San Francisco, USA, 9–13 Feb. 2003, pp. 358–359.Google Scholar
  9. 9.
    W. Kluge, L. Dathe, R. Jaehne, and D. Eggert, “A 2.4 GHz CMOS transceiver for 802.11b wireless LANs,” Proc. of IEEE Solid State Circuits Conf., San Francisco, USA, 9–13 Feb. 2003, pp. 360–361.Google Scholar
  10. 10.
    Behzad Razavi, RF Microelectronics, 3rd Edition, Prentice Hall, New Jersey, 1998.Google Scholar
  11. 11.
    Application note, Design with PIN Diodes, APN 1002, Skyworks Solutions Inc., Woburn, MA, July 2005.Google Scholar
  12. 12.
    Yuan Taur and Tak Ning, Fundamentals of Modern VLSI devices, Cambridge University Press, USA, 2009.Google Scholar
  13. 13.
    J. P. Carmo, P. M. Mendes, C. Couto, and J. H. Correia, “A 2.4 GHz RF CMOS transceiver for wireless sensor applications,” Proc. of Int. Conf. on Electrical Engineering, Coimbra, Portugal, 1–5 Oct. 2005, pp. 902–905.Google Scholar
  14. 14.
    Annapurna Das and Sisir K. Das, Microwave Engineering, 2nd Edition, Tata McGraw-Hill, India, 2009.Google Scholar
  15. 15.
    R. Granzner, S. Thiele, and Frank Schwierz, “Quantum effects on the gate capacitance of tri-gate SOI MOSFETs,” IEEE Trans. on Electron Devices, vol. 57, no. 12, pp. 3231 – 3238, Dec. 2010.Google Scholar
  16. 16.
    Kaushik Roy and Sharat C. Prasad, Low Power CMOS VLSI Circuit Design, 1st Edition, Wiley, India, 2009.Google Scholar
  17. 17.
    N. Wang, “Transistor technologies for RFICs in wireless applications,” Microwave J., pp. 98–110, Feb. 1998.Google Scholar
  18. 18.
    Jack Browne, “More power per transistor translates into smaller amplifiers,” Microwaves and RF, vol. 6, pp. 132–136, Jan. 2001.Google Scholar
  19. 19.
    Peerapong Uthansakul, Nattaphat Promsuwanna, and Monthippa Uthansakul, “Performance of antenna selection in MIMO system using channel reciprocity with measured data,” Int. J. of Antennas and Propagation, vol. 2011, pp. 1–10, 2011.Google Scholar
  20. 20.
    S. Sanayei and N. Aria, “Antenna selection in MIMO systems,” IEEE Communications Magazine, vol. 42, no. 10, pp. 68–73, Oct. 2004.Google Scholar
  21. 21.
    A. M. Street, RF Switch Design, IEE Training Course, United Kingdom, vol. 4, pp. 1–7, April 2000.Google Scholar
  22. 22.
    Kevin Walsh, RF Switches Guide Signals in Smart Phones, Skyworks Solutions Inc., Woburn, MA, Sept. 2010,Google Scholar
  23. 23.
    Qiuting Huang, Paolo Orsatti, and Francesco Piazza, “GSM transceiver front-end circuits in 0.25 μm CMOS,” IEEE J. of Solid State Circuits, vol. 34, no. 3, pp. 292-303, March 1999.Google Scholar
  24. 24.
    Zeji Gu, Dave Johnson, Steven Belletete, and Dave Frjklund, “A high power DPDT MMIC switch for broadband wireless applications,” Proc. of IEEE Radio Frequency Integrated Circuits Symposium, Pennsylvania, USA, 8–10 June 2003, pp. 687–690.Google Scholar
  25. 25.
    F. J. Huang and O. Kenneth, “A 0.5 μm CMOS T/R switch for 900 MHz wireless applications,” IEEE J. of Solid State Circuits, vol. 36, no. 3, pp. 486–492, March 2001.Google Scholar
  26. 26.
    K. Miyatbuji and D. Ueda, “A GaAs high power RF single-pole dual-throw switch IC for digital mobile communication system,” IEEE J. of Solid State Circuits, vol. 30, no. 9, pp. 979–983, Sept. 1995.Google Scholar
  27. 27.
    Piya Mekanand and Duangrat Eungdamorang, “DP4T CMOS switch in a transceiver of MIMO system,” Proc. of 11 th IEEE Int. Conf. of Advanced Communication Technology, Korea, 15–18 Feb. 2009, pp. 472–474.Google Scholar
  28. 28.
    Oana Moldovan, Ferney A. Chaves, David Jimenez, Jean P. Raskin, and Benjamin Iniguez, “Accurate prediction of the volume inversion impact on undoped double-gate MOSFET capacitances,” Int. J. of Numerical Modeling: Electronic Networks, Devices and Fields, vol. 23, no. 6, pp. 447–457, Nov. 2010.Google Scholar
  29. 29.
    C. Lee, B. Banerjee, and J. Laskar, “Novel T/R switch architectures for MIMO applications,” Proc. of IEEE MTT-S Microwave Symp. Digest, 6–11 June 2004, vol. 2, pp. 1137–1140.Google Scholar
  30. 30.
    P. H. Woerlee, M. J. Knitel, and A. J. Scholten, “RF CMOS performance trends,” IEEE Trans. on Electron Devices, vol. 48, no. 8, pp. 1776–1782, Aug. 2001.Google Scholar
  31. 31.
    N. Ashraf and D. Vasileska, “1/f Noise: threshold voltage and ON-current fluctuations in 45-nm device technology due to charged random traps,” J. of Computational Electronics, vol. 9, no. 3–4, pp. 128–134, Oct. 2010Google Scholar
  32. 32.
    Thomas H. Lee, “CMOS RF no longer an oxymoron,” Proc. of the 19 th Gallium Arsenide Integrated Circuit Symposium, California, USA, 15–17 Oct. 1997, pp. 244–247.Google Scholar
  33. 33.
    S. Ahmed, C. Ringhofer, and D. Vasileska, “An effective potential approach to modeling 25 nm MOSFET devices,” J. of Computational Electronics, vol. 9, no. 3-4, pp. 197–200, Oct. 2010Google Scholar
  34. 34.
    Joseph J. Carr, Secrets of RF Circuit Designs, 3rd Edition, Tata McGraw-Hill, India, 2004.Google Scholar
  35. 35.
    R. Langevelde and F. Klaassen, “An explicit surface potential based MOSFET model for circuit simulation,” Solid State Electronics, vol. 44, no. 3, pp. 409–418, March 2000.Google Scholar
  36. 36.
    X. Xi, K. Cao, X. Jin, H. Wan, M. Chan, and C. Hu, “Distortion simulation of 90 nm n-MOSFET for RF applications,” Proc. of 6 th Int. Conf. on Solid State and Integrated Circuit Technology, Shanghai, China, 22–25 Oct. 2001, pp. 247–250.Google Scholar
  37. 37.
    Trond Ytterdal, Yuhua Cheng, Tor A. Fjeldly, Device Modelling for Analog and RF CMOS Circuit Design, John Wiley and Sons, USA, 2003.Google Scholar
  38. 38.
    Christian C. Enz, Eric A. Vittoz, Charge-Based MOS Transistor Modeling: The EKV model for low-power and RF IC design, John Wiley and Sons, USA, 2006.Google Scholar
  39. 39.
    Hyeokjae Lee, Kwun Soo Chun, Jeong Hyong Yi, Jong Ho Lee, Young June Park, and Hong Shick Min, “Harmonic Distortion due to narrow width effects in deep sub-micron SOI CMOS device for analog RF applications,” Proc. of EEE Int. Conf. on SOI, Virginia, USA, 7–10 Oct. 2002, pp. 83–85.Google Scholar
  40. 40.
    Behzad Razavi, “A 300 GHz fundamental oscillator in 65-nm CMOS technology,” IEEE J. of Solid State Circuits, vol. 46, no. 4, pp. 894–903, April 2011.Google Scholar
  41. 41.
    Ickjin Kwon and Kwyro Lee, “An accurate behavioral model for RF MOSFET linearity analysis,” IEEE Microwave and Wireless Components Letters, vol. 17, no. 12, pp. 897–899, Dec. 2007.Google Scholar
  42. 42.
    Saptarsi Ghosh, Khomdram Singh, Sanjay Deb, and Subir Sarkar, “Two dimensional analytical modeling for SOI and SON MOSFET and their performance comparison,” J. of Nanoelectronics Physics, vol. 3, no. 1, pp. 569–575, June, 2011.Google Scholar
  43. 43.
    S. Chouksey and J. G. Fossum, “DICE: a beneficial short-channel effect in nanoscale double-gate MOSFETs,” IEEE Trans. on Electron Devices, vol. 55, no. 3, pp. 796–802, March 2008.Google Scholar
  44. 44.
    Viranjay M. Srivastava, K. S. Yadav, and G. Singh, “Analysis of double gate CMOS for double-pole four-throw RF switch design at 45-nm technology,” J. of Computational Electronics, vol. 10, no. 1-2, pp. 229–240, June 2011.Google Scholar
  45. 45.
    Yang Tang, Li Zhang, and Yan Wang, “Accurate small signal modeling and extraction of silicon MOSFET for RF IC application,” Solid State Electronics, vol. 54, no. 11, pp. 1312–1318, Nov. 2010.Google Scholar
  46. 46.
    Vaidyanathan Subramanian, “Multiple gate field effect transistor for future CMOS technologies,” IETE Technical Review, vol. 27, no. 6, pp. 446–454, Dec. 2010.Google Scholar
  47. 47.
    S. M. Sze, Semiconductor Devices: Physics and Technology, 2nd Edition, Tata McGraw-Hill, India, 2004.Google Scholar
  48. 48.
    Yuhua Cheng, M. Deen, and Chih Chen, “MOSFET modeling for RF IC design,” IEEE Trans. on Electron Devices, vol. 52, no. 7, pp. 1286–1303, July 2005.Google Scholar
  49. 49.
    John P. Uyemura, Chip Design for Submicron VLSI: CMOS Layout and Simulation, 1st Edition, Cengage Learning Publications, India, 2006.Google Scholar
  50. 50.
    W. Grabinski, Transistor Level Modeling for Analog/RF IC Design, 1st Edition, Springer Publications, Netherlands, 2006.Google Scholar
  51. 51.
    Didier Bouvet, Adrian Ionescu, Yusuf Leblebici, and Igor Stolitchnov, “Materials and devices for nanoelectronic systems beyond ultimately scaled CMOS,” Nanosystems Design and Technology, vol. 1, pp. 23–44, 2009.Google Scholar
  52. 52.
    Mi Chang Chang, Chih Sheng Chang, Chung Lu, and Carlos H. Diaz, “Transistor and circuit design optimization for low power CMOS,” IEEE Trans. on Electron Devices, vol. 55, no. 1, pp. 84–95, Jan. 2008.Google Scholar
  53. 53.
    Robert Chau, Brian Doyle, Jack Kavalieros, and Kevin Zhang, “Integrated nanoelectronics for the future,” Nature Materials, vol. 6, pp. 810–812, 2007.Google Scholar
  54. 54.
    H. C. Lo, C. T. Li, Y. T. Chen, C. T. Yang, W. C. Luo, W. Y. Lu, C. F. Cheng, T. L. Chen, C. H. Lien, H. T. Tsai, M. C. Chen, Samuel K. H. Fung, and C. C. Wu, “CMOS on dual SOI thickness for optimal performance,” Microelectronic Engineering, vol. 87, no. 12, pp. 2531–2534, Dec. 2010.Google Scholar
  55. 55.
    A. Litwin, “Overlooked interfacial silicide-polysilicon gate resistance in MOS transistors,” IEEE Trans. on Electron Devices, vol. 48, no. 9, pp. 2179–2181, Sept. 2001.Google Scholar
  56. 56.
    D. Lederer, C. Desrumeaux, F. Brunier, and J. P. Raskin, “High resistivity SOI substrates: how high should we go,” Proc. of IEEE Int. SOI Conf., California, USA, 29 Sept.-2 Oct. 2003, pp. 50–51.Google Scholar
  57. 57.
    Samar K. Saha, “Modeling process variability in scaled CMOS technology,” IEEE Design and Test of Computers, vol. 27, no. 2, pp. 8–16, March–April 2010.Google Scholar
  58. 58.
    T. Manku, “Microwave CMOS device physics and design,” IEEE J. of Solid State Circuits, vol. 34, no. 3, pp. 277–285, March 1999.Google Scholar
  59. 59.
    Viranjay M. Srivastava, K. S. Yadav, and G. Singh, “Application of VEE Pro software for measurement of MOS device parameter using C-V curve,” Int. J. of Computer Applications, vol. 1, no. 7, pp. 43–46, March 2010.Google Scholar
  60. 60.
    Viranjay M. Srivastava, K. S. Yadav, and G. Singh, “Measurement of oxide thickness for MOS devices, using simulation of SUPREM simulator,” Int. J. of Computer Applications, vol. 1, no. 6, pp. 66–70, March 2010.Google Scholar
  61. 61.
    Viranjay M. Srivastava, “Relevance of VEE programming for measurement of MOS device parameters,” Proc. of IEEE Int. Advance Computing Conf., India, 6-7 March 2009, pp. 205–209.Google Scholar
  62. 62.
    Y. Ye and Y. Cao, “Random variability modeling and its impact on scaled CMOS circuits,” J. of Computational Electronics, vol. 9, no. 3, pp. 108–113, 2010.Google Scholar
  63. 63.
    R. H. Caverly, S. Smith, and J. Hu, “RF CMOS cells for wireless applications,” J. of Analog Integrated Circuits and Signal Processing, vol. 25, no. 1, pp. 5–15, 2001.Google Scholar
  64. 64.
    Viranjay M. Srivastava, K. S. Yadav, and G. Singh, “Designing parameters for RF CMOS cells,” Int. J. of Circuits and Systems, vol. 1, no. 2, pp. 49–53, Oct. 2010.Google Scholar
  65. 65.
    C. Laber, C. Rahim, S. Dreyer, G. Uehara, P. Kwok, and P. Gray, “Design considerations for a high performance 3 micron CMOS analog standard cell library,” IEEE J. of Solid State Circuits, vol. 22, no. 2, pp. 181–189, Feb. 1987.Google Scholar
  66. 66.
    M. Smith, C. Portman, and C. Anagnostopoulos, “Cell libraries and assembly tools for analog/digital CMOS and BiCMOS ASIC design,” IEEE J. of Solid State Circuits, vol. 24, no. 5, pp. 1419–1432, May 1989.Google Scholar
  67. 67.
    Y. Cheng and M. Matloubian, “Frequency dependent resistive and capacitive components in RF MOSFETs,” IEEE Electron Device Letters, vol. 22, no. 7, pp. 333–335, July 2001.Google Scholar
  68. 68.
    K. J. Yang and C. Hu, “MOS capacitance measurements for high leakage thin dielectrics,” IEEE Trans. on Electron Devices, vol. 46, no. 7, pp. 1500–1501, July 1997.Google Scholar
  69. 69.
    M. Smith, C. Portman, C. Anagnostopoulos, P. Valdenaire, and H. Ching, “Analog CMOS integrated circuit design: research and undergraduate teaching,” IEEE Trans. on Education, vol. 32, no. 3, pp. 210–217, Aug. 1989.Google Scholar
  70. 70.
    T. Manku, “A small-signal MOSFET model for radio frequency IC applications,” IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems, vol. 16, no. 5, pp. 437–447, May 1997.Google Scholar
  71. 71.
    K. Bernstein, “High-performance CMOS variability in the 65 nm regime and beyond,” IBM J. Res. Dev., vol. 50, no. 4, pp. 433–449, 2006.Google Scholar
  72. 72.
    N. Talwalkar, C. Patrick Yue, and S. Simon Wong, “Integrated CMOS transmit-receive switch using LC tuned substrate bias for 2.4 GHz and 5.2 GHz applications,” IEEE J. of Solid State Circuits, vol. 39, no. 6, pp. 863–870, June 1989.Google Scholar
  73. 73.
    A product manual, RF MOSFET, Infineon Technologies, USA, 2010.Google Scholar
  74. 74.
    D. Su, M. Zargari, P. Yue, D. Weber, B. Kaczynski, and B. Wooley, “A 5 GHz CMOS transceiver for IEEE 802.11a wireless LAN systems,” IEEE J. of Solid State Circuits, vol. 37, no. 12, pp. 1688–1694, Dec. 2002.Google Scholar
  75. 75.
    M. Uzunkol and G. M. Rebeiz, “A low loss 50–70 GHz SPDT switch in 90 nm CMOS,” IEEE J. of Solid State Circuits, vol. 45, no. 10, pp. 2003–2007, Oct. 2010.Google Scholar
  76. 76.
    Kenneth L. Kaiser, Electrostatic Discharge, 1st Edition, Taylor and Francis, USA, 2006.Google Scholar
  77. 77.
    G. A. Brown, P. M. Zeitzoff, G. Bersuker, and H. R. Huff, “Mobility evaluation in transistors with charge-trapping gate dielectrics,” Appl. Phys. Lett., vol. 87, no. 4, pp. 1–3, 2005.Google Scholar
  78. 78.
    C. Chiu, “A sub 400 0C Germanium MOSFET technology with high-k dielectric and metal gate”, Proc. of Int. Electron Device Meeting, San Francisco, USA, 8–11 Dec. 2002, pp. 437–440.Google Scholar
  79. 79.
    H. Shang, “High mobility p-channel Germanium MOSFETs with a thin Ge-Oxynitride gate dielectric,” Proc. of Int. Electron Device Meeting, San Francisco, USA, 8–11 Dec. 2002, pp. 1–4.Google Scholar
  80. 80.
    R. Chau, “Advanced depleted substrate transistor: single-gate, double-gate, and tri-gate,” Solid State Device Meeting, 2002, pp. 68–69.Google Scholar
  81. 81.
    Fu Liang Yang, “25 nm CMOS Omega FETs,” Proc. of Int. Electron Device Meeting, San Francisco, USA, 8–11 Dec. 2002, p. 255.Google Scholar
  82. 82.
    J. Colinge, “Silicon-on-insulator Gate-all-around Device,” Proc. of Int. Electron Device Meeting, San Francisco, USA, 1–3 Dec. 1990, p. 595.Google Scholar
  83. 83.
    J. Kedzierski, “Metal-gate FinFET and fully-depleted SOI devices using total gate silicidation,” Proc. of Int. Electron Device Meeting, San Francisco, USA, 1–3 Dec. 1990, p. 247.Google Scholar
  84. 84.
    T. Park, “Fabrication of Body-Tied FinFETS (Omega MOSFETS) Using Bulk Si Wafers,” Symp. on VLSI Technology, Kyoto, Japan, 10–12 June 2003, pp. 135–136.Google Scholar
  85. 85.
    S. Monfray et. al., “50 nm – Gate all around (GAA) – Silicon on nothing (SON) – devices: A simple way to co-integration of GAA transistors with bulk MOSFET process,” Symposium on VLSI technology Digest of Technical Paper, Honolulu, USA, 11–13 June 2002, pp. 108–109.Google Scholar
  86. 86.
    Sung Young Lee, Sung Min Kim, Eun Jung Yoon, Chang Woo Oh, Ilsub Chung, Donggun Park, and Kinam Kim, “A novel multibridge-channel MOSFET (MBCFET): fabrication technologies and characteristics,” IEEE Trans. on Nanotechnology, vol. 2, no. 4, pp. 253–257, April 2003.Google Scholar
  87. 87.
    Xuejie Shi and Man Wong, “Effects of substrate doping on the linearly extrapolated threshold voltage of symmetrical DG MOS devices,” IEEE Trans. on Electron Devices, vol. 52, no. 7, pp. 1616–1621, July 2005.Google Scholar
  88. 88.
    K. W. Guarini, “Triple-self-aligned, planar double-gate MOSFETs: devices and circuits,” Proc. of Int. Electron Device Meeting, Washington DC, USA, 2–5 Dec. 2001, pp. 19.2.1–19.2.4.Google Scholar
  89. 89.
    B. Goebel, “Fully depleted surrounding gate transistor (SGT) for 70 nm DRAM and beyond,” Proc. of Int. Electron Device Meeting, San Francisco, USA, 8–11 Dec. 2002, pp. 275–278.Google Scholar
  90. 90.
    Meishoku Masahara, “15-nm thick Si channel wall vertical double-gate MOSFET,” Proc. of Int. Electron Device Meeting, San Francisco, USA, 8–11 December 2002, pp. 949–951.Google Scholar
  91. 91.
    Serge Gidon, “Double-gate MOSFET modeling,” Proc. of the COMSOL Multiphysics User's Conf., Paris, 2005, pp. 1–4.Google Scholar
  92. 92.
    Viranjay M. Srivastava, K. S. Yadav, and G. Singh, “Drain current and noise model of cylindrical surrounding double-gate MOSFET for RF switch,” Procedia Engineering, vol. 38, pp. 517–521, April 2012.Google Scholar
  93. 93.
    A. Nitayami, H. Takato, N. Okabe, K. Sunouchi, K. Hiea, and F. Horiguchi, “Multipillar surrounding gate transistor (M-SGT) for compact and high-speed circuits,” IEEE Trans. on Electron Devices, vol. 38, pp. 579–583, 1991.Google Scholar
  94. 94.
    S. Watanabe, K. Tsuchida, D. Takashima, Y. Oowaki, A. Nitayama, and K. Hieda, “A novel circuit technology with surrounding gate transistors (SGT’s) for ultra high density DRAM’s,” IEEE J. Solid State Circuits, vol. 30, no. 9, pp. 960–971, Sept. 1995.Google Scholar
  95. 95.
    F. Djeffal, Z. Ghoggali, Z. Dibi, and N. Lakhdar, “Analytical analysis of nanoscale multiple gate MOSFETs including effects of hot carrier induced interface charges,” Microelectronics Reliability, vol. 49, no. 4, pp. 377–381, April 2009.Google Scholar
  96. 96.
    Viranjay M. Srivastava, K. S. Yadav, and G. Singh, “Explicit model of cylindrical surrounding double-gate MOSFETs,” WSEAS Trans. on Circuits and Systems, vol. 12, no. 3, pp. 81–90, March 2013.Google Scholar
  97. 97.
    Cong Li, Yiqi Zhuang, and Ru Han, “Cylindrical surrounding-gate MOSFETs with electrically induced source/drain extension,” Microelectronics Journal, vol. 42, no. 2, pp. 341–346, Feb. 2011.Google Scholar
  98. 98.
    Te Kuang Chiang, “Concise analytical threshold voltage model for cylindrical fully depleted surrounding-gate MOSFET,” Jpn. J. Appl. Phys., vol. 44, no. 5, pp. 2948–2952, 2005.Google Scholar
  99. 99.
    S. Cristoloveanu and S. S. Li, Electrical Characterization of SOI Materials and Devices, Kluwer Publications, Massachusetts, USA, 1995.Google Scholar
  100. 100.
    H. S. Baik and S. J. Pennycook, “Interface structure and non-stoichiometry in HfO2 dielectrics,” IEEE Applied Physics Letter, vol. 85, pp. 672–674, 2009.Google Scholar
  101. 101.
    J. C. Lee, “Single-layer thin HfO2 gate dielectric with n+ poly-Silicon,” Proc. of IEEE Symposium on VLSI Technology, Honolulu, USA, 13–15 June 2000, pp. 44–45.Google Scholar
  102. 102.
    Thomas Sokollik, “Plasma Physics,” Investigations of Field Dynamics in Laser Plasmas with Proton Imaging, vol. 1, pp. 17–24, 2011.Google Scholar
  103. 103.
    Ta Chang Tien, Li Chuan Lin, Lurng Shehng Lee, Chi Jen Hwang, Siddheswar Maikap, and Yuri M. Shulga, “Analysis of weakly bonded oxygen in HfO2/SiO2/Si stacks by using HRBS and ARXPS,” J. of Material Science: Material Electronics, vol. 21, no. 5, pp. 475–480, 2010.Google Scholar
  104. 104.
    A. P. Huang, Z. C. Yang, and Paul K. Chu, “Hafnium based high-k gate dielectrics,” Advances in Solid State Circuits Technologies, pp. 333–350, April 2010.Google Scholar
  105. 105.
    C. Wang and J. Hwu, “Characterization of stacked Hafnium-oxide (HfO2) / Silicon-dioxide (SiO2) metal-oxide-semiconductor tunneling temperature sensors” J. of Electrochemical Society, vol. 157, no. 10, pp. 324–328, 2010.Google Scholar
  106. 106.
    M. Fadel, and O. Azim, “A study of some optical properties of hafnium dioxide (HfO2) thin films and their applications,” J. of Applied Physics Materials Science and Processing, vol. 66, no. 3, pp. 335–343, 1997.Google Scholar
  107. 107.
    P. Dutkiewicz, M. Kieczewski, K. Kozowski, and D. Pazderski, “Vision localization system for mobile robot with velocities and acceleration estimator,” Bulletin of the Polish Academy of Sciences and Technical Sciences, vol. 58, no. 1, pp. 29–41, Dec. 2010.Google Scholar
  108. 108.
    W. Jendernalik, J. Jakusz, G. Blakiewicz, R. Piotrowski, and S. Szczepanski, “CMOS realisation of analogue processor for early vision processing,” Bulletin of the Polish Academy of Sciences and Technical Sciences, vol. 59, no. 2, pp. 141–147, Aug. 2011.Google Scholar
  109. 109.
    D. A. Martin, H. S. Lee, and I. Masaki, “A mixed signal array processor with early vision applications,” IEEE J. Solid State Circuits, vol. 33, no. 3, pp. 497–502, March 1998.Google Scholar
  110. 110.
    P. Dudek, A. Lopich, and V. Gruev, “A pixel parallel cellular processor array in a stacked three layer 3D silicon-on-insulator technology,” Proc. of Eur. Conf. on Circuit Theory and Design, Antalya, Turkey, 23–27 Aug. 2009, pp. 193–196.Google Scholar
  111. 111.
    E. Culurciello and P. Weerakoon, “Three dimensional photo detectors in 3D silicon-on-insulator technology,” IEEE Electron Device Letters, vo1. 28, pp. 117–119, 2007.Google Scholar
  112. 112.
    G. Blakiewicz, “Analog multiplier for a low-power integrated image sensor,” 16 th Int. Conf. on Mixed Design of Integrated Circuits and Systems, 25–27 June 2009, Poland, pp. 226–229.Google Scholar
  113. 113.
    A. G. Andreou, R. C. Meitzler, K. Strohbehn, and K. A. Boahen, “Analog VLSI neuromorphic image acquisition and pre-processing systems,” Neural Networks, vol. 8, no. 7–8, pp. 1323–1347, 1995.Google Scholar
  114. 114.
    M. Furumiya, “High sensitivity and no-crosstalk pixel technology for embedded CMOS image sensor,” IEEE Trans. Electron Devices, vol. 48, no. 10, pp. 2221–2227, Oct. 2001.Google Scholar
  115. 115.
    Maria Petrou, and Panagiota Bosdogianni, Image processing: The fundamental, John Wiley and Sons, USA, 2000.Google Scholar
  116. 116.
    Viranjay M. Srivastava, K. S. Yadav, and G. Singh, “DP4T RF CMOS switch: A better option to replace SPDT switch and DPDT switch,” Recent Patents on Electrical and Electronic Engineering, vol. 5, no. 3, pp. 244–248, Oct. 2012.Google Scholar

Copyright information

© Springer International Publishing Switzerland 2014

Authors and Affiliations

  • Viranjay M. Srivastava
    • 1
  • Ghanshyam Singh
    • 1
  1. 1.Department of Electronics and Communication EngineeringJaypee University of Information TechnologySolanIndia

Personalised recommendations