Abstract
Thanks to nanoscale CMOS, the computational power of digital integrated circuits has increased tremendously. For wireless communication systems, this resulted in increased transmission speeds using complex modulation schemes. The speed of nanoscale CMOS allowed to integrate the analog RF transmitter together with the digital baseband and brought high bitrate wireless communication to the consumer. Complex modulation schemes have to be supported by performant RF transceivers though. The design complexity of the analog transceivers has increased while their scalability is poor. Furthermore, many transistor parameters are degrading for traditional analog techniques. Calibration is therefore essential to achieve the required performance in traditional transmitters, but this increased tunability also offers new opportunities. Concurrently, the speed of nanoscale CMOS brought the digital closer to the antenna and enabled a new transmitter architecture: the direct digital modulator, which comes with its own set of challenges and solutions.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
V. Giannini et al., A 2mm2 0.1-5GHz software-defined radio receiver in 45-nm digital CMOS. IEEE J. Solid State Circuit 44(12), 3486–3498 (2009)
P.-E. Su, S. Pamarti, A 2.4 GHz wideband open-loop GFSK transmitter with phase quantization noise cancellation. IEEE J. Solid State Circuit 46(3), 615–624 (2011). 615
P.T.M. van Zeijl et al., A digital envelope modulator for a WLAN OFDM polar transmitter in 90 nm CMOS. IEEE J. Solid State Circuit 42(10), 2204–2211 (2007)
A. Kavousian et al., A digitally modulated polar CMOS power amplifier with a 20-MHz channel bandwidth. IEEE J. Solid-State Circuit, 43(10), 2251–2258 (2008)
V. Chironi et al., A compact digital amplitude modulator in 90nm CMOS, in Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden – Germany, pp. 702–705, 8–12 Mar 2010
C.-H. Lin, K. Bult, A 10-b 500MSamples/s CMOS DAC in 0.6mm2. IEEE J. Solid State Circuit 33, 1948–1958 (1998)
Y. Zhou, J. Yuan, A 10-Bit wide-band CMOS direct digital RF Amplitude modulator. IEEE J. Solid State Circuit 38(7), 1182–1188 (2003)
N. Sokal, A. Sokal, Class E-A new class of high-efficiency tuned single-ended switching power amplifiers. IEEE J. Solid State Circuit 10, 168–176 (1975)
M. Ingels et al., An impedance modulated class-E polar amplifier in 90nm CMOS, in IEEE Asian Solid State Circuits Conference (A-SSCC), Jeju – Korea, 2011, pp. 285–288
Antoine Frappé, An all-digital RF signal generator using high-speed ΔΣ modulators. IEEE J. Solid State Circuit 44(10), 2722–2732 (2009)
Z. Boos et al., A fully digital multimode polar transmitter employing 17b RF DAC in 3G Mode, in IEEE International Solid-State Circuits Conference (ISSCC), San Francisco – California, 2011, pp. 376–377
C. Jones et al., Direct-conversion WCDMA transmitter with 163dBc/Hz noise at 190MHz Offset. in IEEE International Solid-State Circuits Conference (ISSCC) 2007. pp. 336–607
W. Gaber et al., A CMOS IQ direct digital RF modulator with embedded RF FIR-based quantization noise filter, in IEEE European Solid State Circuits Conference (ESSCIRC), Helsinki – Finland, 2011, pp. 139–142
W.H. Doherty, A new high efficiency power Amplifier for modulated waves. Proc. IRE 24, 1163–1182 (1936)
P. Reynaert, A.M. Niknejad, Power combining techniques for RF and mm-wave CMOS power Amplifiers, in IEEE ESSCIRC, Munich – Germany, 2007, pp. 272–275
Peter Haldi et al., A 5.8 GHz linear power Amplifier in a standard 90nm CMOS process using a 1V power supply, in IEEE Radio Frequency Circuits Symposium (RFIC), Honolulu Hawaii, 2007, pp. 431–434
Ercan Kaymaksut, Patrick Reynaert, CMOS transformer-based uneven Doherty power amplifier for WLAN applications, in IEEE ESSCIRC, Helsinki – Finland, 2011, pp. 135–138
W. Gaber et al., A CMOS IQ digital Doherty transmitter using modulated tuning capacitors, in IEEE European Solid State Circuits Conference (ESSCIRC), Bordeaux – France, 2012, pp. 341–344
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Ingels, M. (2014). Architectures for Digital Intensive Transmitters in Nanoscale CMOS. In: Baschirotto, A., Makinwa, K., Harpe, P. (eds) Frequency References, Power Management for SoC, and Smart Wireless Interfaces. Springer, Cham. https://doi.org/10.1007/978-3-319-01080-9_18
Download citation
DOI: https://doi.org/10.1007/978-3-319-01080-9_18
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-01079-3
Online ISBN: 978-3-319-01080-9
eBook Packages: EngineeringEngineering (R0)