Abstract
The complexity and cost of IC fabrication significantly increases as the technology for integrated circuits (ICs) shrinks to very deep sub-micron levels. As companies increasingly outsource design and fabrication for economic reasons, it has become easier for adversaries to implant a Trojan by modifying the layout of a circuit during GDSII development and fabrication. A circuit’s unused spaces provide great opportunities for Trojan insertion.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
M. Tehranipoor and F. Koushanfar, “A Survey of Hardware Trojan Taxonomy and Detection,” IEEE Design and Test of Computers, pp. 10–25, January-February 2010.
M. Banga and M. Hsiao, “A novel sustained vector technique for the detection of hardware trojans,” IEEE VLSI Design, pp. 327–332, Jan. 2009.
R. Chakraborty, F. Wolff, S. Paul, C. Papachristou, and S. Bhunia, “MERO: A statistical approach for hardware Trojan detection,” Workshop on Cryptographic Hardware and Embedded Systems, pp. 396–410, 2009.
D. Agrawal, S. Baktir, and D. Karakoyunlu, P. Rohatgi, and B. Sunar, “Trojan Detection using IC Fingerprinting,” IEEE Symp. on Security and Privacy (SP), pp. 296–310, 2007.
J.Aarestad, D. Acharyya, R. Rad, and J. Plusquellic, “Detecting Trojans through leakage current analysis multiple supply pad IDDQs,” IEEE Transactions on Information Forensics and Security, vol. 5, issue 4, pp. 893–904, 2010.
Y. Jin and Y. Makris, “Hardware Trojan Detection using Path Delay Fingerprint,” IEEE Int. Workshop on Hardware-Oriented Security and Trust (HOST), pp. 51–57, 2008.
H. Salmani, M. Tehranipoor, and J. Plusquellic, “A Novel Technique for Improving Hardware Trojan Detection and Reducing Trojan Activation Time,” IEEE Transactions on VLSI, 2011.
J. Li and J. Lach, “At-Speed Delay Characterization for IC Authentication and Trojan Horse Detection,” IEEE Int. Hardware-Oriented Security and Trust (HOST), pp. 8–14, 2008.
Y. Jin, N. Kupp, and Y. Makris, “DFTT: Design for Trojan Test,” In Proceedings of the IEEE International Conference on Electronics Circuits and Systems, pp 1175–1178, 2010.
R. Chakraborty and S. Bhunia, “Security against Hardware Trojan through a Novel Application of Design Obfuscation,” IEEE/ACM Int. Conf. on Computer-Aided Design (ICCAD), pp. 113–116, 2009.
http://eda-automation.blogspot.com/2010/06/filler-cells.html.
N. Weste and D. Harris, “CMOS VLSI Design: A Circuits and Systems Perspective,” 4th edition, Addison-Wesley, 2010.
Synopsys Inc., “Synopsys 90nm Generic Library for Teaching IC Design,” University program.
Synopsys Inc., “IC Compiler, The next-generation physical design system,” Synopsys Datasheet, 2010.
C. Yeh and M. Marek-Sadowska, “Timing-aware power noise reduction in placement,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 26, Issue 3, pp. 527–541, 2007.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Tehranipoor, M., Salmani, H., Zhang, X. (2014). Trojan Prevention: Built-In Self-Authentication. In: Integrated Circuit Authentication. Springer, Cham. https://doi.org/10.1007/978-3-319-00816-5_8
Download citation
DOI: https://doi.org/10.1007/978-3-319-00816-5_8
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-00815-8
Online ISBN: 978-3-319-00816-5
eBook Packages: EngineeringEngineering (R0)