Abstract
Side-channel signal analysis techniques based on transient power have proven highly effective in extracting information about the internal operations of a circuit [1, 2]. In power-based side-channel signal analysis, it is possible to extract a Trojan signal by monitoring power pads/ports, even in the presence of various types of noise including measurement noise, ambient noise, and other random signal variations that manifest during the circuit operation [5].
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
P. C. Kocher, J. Jaffe, and B. Jun, “Differential Power Analysis,” in Proc. of the CRYPTO, vol. 1666 of Lecture Notes in Computer Science, pp. 388–397.
M. Tehranipoor and F. Koushanfar, “A Survey of Hardware Trojan Taxonomy and Detection,” in IEEE Design and Test of Computers, pp. 10–25, 2010.
Y. Jin and Y. Makris, “Hardware Trojan Detection using Path Delay Fingerprint,” in Proc. of the IEEE International Workshop on Hardware-Oriented Security and Trust (HOST2008), pp. 51–57, 2008.
D. Rai and J. Lach, “Performance of Delay-based Trojan Detection Techniques under Parameter Variations,” in Proc. of the IEEE International Workshop on Hardware-Oriented Security and Trust (HOST2009), pp. 58–65, 2009.
D. Agrawal, S. Baktir, D. Karakoyunlu, P. Rohatgi, and B. Sunar, “Trojan Detection using IC Fingerprinting,” in Proc. of the Symposium on Security and Privacy, pp. 296–310, 2007.
R. Rad, X. Wang, J. Plusquellic, and M. Tehranipoor, “Taxonomy of Trojans and Methods of Detection for IC Trust,” in Proc. of the International Conference on Computer-Aided Design (ICCAD08), pp. 632–639, 2008.
X. Wang, H. Salmani, M. Tehranipoor, and J. Plusquellic, “Hardware Trojan Detection and Isolation using Current Integration and Localized Current Analysis,” in Proc. of the International Symposium on Fault and Defect Tolerance in VLSI Systems (DFT08), pp. 87–95, 2008.
R. Sankaralingam, R.R. Oruganti, and N.A. Touba, “Static Compaction Techniques to Control Scan Vector Power Dissipation,” in Proc. of the IEEE VLSI Test Symposium (VTS00), pp. 35–40, 2000.
S. Devadas and S. Malik, “A Survey of Optimization Techniques Targeting Low Power VLSI Circuits,” in Proc. of the Design Automation Conference(DAC95), pp. 242–247, 1995.
N. Badereddine, P. Girard, S. Pravossoudovitch, A. Virazel, and C. Landrault, “Scan Cell Reordering for Peak Power Reduction during Scan Test Cycles,” IFIP International Federation for Information Processing, ISBN 978-0-387-73660-0, pp. 267–281, 2007.
Y.Z. Wu and M.C.-T. Chao, “Scan-Chain Reordering for Minimizing Scan-Shift Power Based on Non-Specified Test Cubes,” in Proc. of the IEEE VLSI Test Symposium (VTS08), pp. 147–154, 2008.
W. Li, S. Wang, S.T. Chakradhar, and S.M. Reddy, “Distance Restricted Scan Chain Reordering to Enhance Delay Fault Coverage,” in Proc. of the International Conference on VLSI Design, pp. 471–478, 2005.
N. Devtaprasanna, S.M. Reddy, A. Gunda, P. Krishnamurthy, and I. Pomeranz, “Improved Delay Fault Coverage using Subsets of Flip-flops to Launch Transitions,” in Proc. of the IEEE Asian Test Symposium (ATS05), pp. 202–207, 2005.
M. Hirech, J. Beausang, and X. Gu, “A New Approach to Scan Chain Reordering using Physical Design Information,” in Proc. of the IEEE International Test Conference 1998 (ITC98), pp. 348, 1998.
L. Hsu and H. Chen, “On Optimizing Scan Testing Power and Routing Cost in Scan Chain Design,” in Proc. of the International Symposium on Quality Electronic Design (ISQED06), pp. 451–456, 2006.
Synopsys Inc., User Manual, http://www.synopsys.com/.
D.D. Wackerly, W. Mendenhall III, and R.L. Scheaffer, “Mathematical Statistics with Application, 7th edition” Thomson Learning, Inc., 2008.
J. Ma, J. Lee, and M. Tehranipoor, “Layout-Aware Pattern Generation for Maximizing Supply Noise Effects on Critical Paths,” in Proc. of the IEEE VLSI Test Symposium (VTS09), pp. 221–226, 2009.
A. Agarwal, D. Blaauw, V. Zolotov, S. Sundareswaran, M. Zhao, K. Gala, and R. Panda, “Statistical delay computation considering spatial correlations,” in Proc. of the Asia and South Pacific Design Automation Conference (ASP-DAC03), pp. 271–276, 2003.
A. Srivastava, D. Sylvester, and D. Blaauw “Statistical Analysis and Optimization for VLSI: Timing and Power,” Springer, 2005.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Tehranipoor, M., Salmani, H., Zhang, X. (2014). Design for Hardware Trust: Layout-Aware Scan Cell Reordering. In: Integrated Circuit Authentication. Springer, Cham. https://doi.org/10.1007/978-3-319-00816-5_5
Download citation
DOI: https://doi.org/10.1007/978-3-319-00816-5_5
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-00815-8
Online ISBN: 978-3-319-00816-5
eBook Packages: EngineeringEngineering (R0)