Abstract
This chapter introduced topologies for power semiconductor devices and explains the suitability of lateral power MOSFETs for implementation in integrated circuits.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
G.E. Moore, Cramming more components onto integrated circuits. Electron. Mag. 38(8), 114–117, (1965)
International Technology Roadmap on Semiconductors, 2013. http://www.itrs.net. (Zugriff am 31 05 2014)
H.J. Sigg, G.D. Vendelin, T.P. Cauge, J. Kocsis, D-MOS transistor for microwave applications. IEEE Trans. Electron Devices ED-9(1), 45–53 (1972)
G. Deboy, M. März, J.-P. Stengl, H. Strack, J. Tihanyi, H. Weber, New generation of high voltage MOSFETs breaks the limit line of silicon, in International Electron Device Meeting, San Francisco, USA (1998)
S.M. Sze, K.K. Ng, Physics of Semiconductor Devices (John Wiley, Hoboken, 2007)
B.J. Baliga, Fundamentals of Power Semiconductor Devices (Springer, New York, 2008)
E.H. Nicollian, J.R. Brews, MOS (Metal Oxide Semiconductor Physics and Technology) (Wiley, Hoboken, 2002)
S. Takagi, A. Toriumi, M. Iwase, H. Tango, On the universality of inversion layer mobiliy in Si MOSFET’s: part i-effects of substrate impurity concentration. IEEE Trans. Electron Devices 41(12), 2357–2362 (1994)
K.G. McKay, Avalanche breakdown in silicon. Phys. Rev. 94(4), 877–884 (1954)
J.L. Moll, R. van Overstraeten, Charge multiplication in silicon pn junctions. Solid-State Electron. 6, 147–157 (1963)
S.M. Sze, G. Gibbons, Avalanche Breakdown voltages of abrupt and linearly graded pn junctions in Ge, Si, GaAs and GaP. Appl. Phys. Lett. 8(5), 111–113 (1966)
W. Fulop, Calculation of avalanche breakdwon of silicon p-n junctions. Solid-State Electron. 10, 39–43 (1967)
C. Hu, Optimum doping profile for minimum ohmic resistance and high-breakdown voltage. IEEE Trans. Electron Devices ED-26(3), 243–244 (1979)
J.M. Miller, Dependence of the input impedance of a three-electrode vacuum tube upon the load in the plate circuit. Sci. Pap. Bur. Stan. 15(351), 367–385 (1920)
J.W. Chung, W.E. Hoke, E.M. Chumbes, T. Palacios, AlGaN/GaN HEMT with 300-HGz fmax. IEEE Electron Device Lett. 31(3), 195–197 (2010)
R. Davis, GaAs FETs—physics, design, and models, in Handbook of RF and Microwave Power Amplifiers (Cambridge University Press, Cambridge 2012), pp. 42–102
M.M. De Souza, P. Fioravanti, G. Cao, D. Hinchley, Design for reliability: the RF power LDMOSFET. IEEE Trans. Device Mater. Reliab. 7(1), 162–174 (2007)
S.C. Cripps, A theory for the prediction of GaAs FET load-pull power contours, in International Microwave Symposium (Boston, USA, 1983)
R. Sorge, A. Fischer, A. Mai, P. Schley, J. Schmidt, C. Wipf, T. Mausolf, R. Pliquett, R. Barth, K.E. Ehwald, Complementary RF LDMOS module for 12 V DC/DC converter and 6 GHz power applications, in Silicon Monolithic Integrated Circuits in RF Systems (Phoenix, USA, 2011)
V.L. Granatstein, R.K. Parker, C.M. Armstrong, Vacuum electronics at the dawn of the twenty-first century. IEEE Proc. 87(5), 702–716 (1999)
R.J. Trew, SiC and GaN transistors—is there one winner for microwave power applications? IEEE Proc. 90(6), 1032–1047 (2002)
G.M. Dolny, G.E. Nostrand, K.E. Hill, The effect of temperature on lateral DMOS transistors in a power IC technology. IEEE Trans. Electron Devices 79(4), 990–995 (1992)
J.D. Cressler, D.D. Tang, K.A. Jenkins, G.-P. Li, E.S. Yang, On the low-temperature static and dynamic properties of high-performance silicon bipolar transistors. IEEE Trans. Electron Devices 36(8), 1489–1502 (1989)
D.J. Dumin, Oxide Reliability: A Summary of Silicon Oxide Wearout, Breakdown, and Reliability (World Scientific, Singapore, 2002)
D.C. Burdeaux, W.R. Burger, Intrinsic reliability of RF power LDMOS FETs, in International Reliability Physics Symposium, (Monterey, USA, 2011)
A. Acovic, G. La Rosa, Y.-C. Sun, A review of hit-carrier degradation mechanisms in MOSFETs. Microelectron. Reliab. 36(7–8), 845–869 (1996)
A.W. Ludikhuize, M. Slotboom, A. Nezar, N. Nowlin, R. Brock, Analysis of hot-carrier-induced degradation and snapback in submicron 50 V lateral MOS transistors, in International Symposium on Power Semiconductor Devices & ICs (Weimar, Germany, 1997)
O. Bengtsson, A. Litwin, J. Olsson, Small-signal and power evaluation of novel BiCMOS-compatible short-channel LDMOS technology. Trans. Microw. Theory Tech. 51(3), 1052–1056 (2003)
F. Assad, Z. Ren, S. Datta, M. Lundstrom, P. Bendix, Performance limits of silicon MOSFET’s, in International Electron Devices Meeting (Washington, USA, 1999)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2014 Springer International Publishing Switzerland
About this chapter
Cite this chapter
Erlbacher, T. (2014). Power Semiconductor Devices in Power Electronic Applications. In: Lateral Power Transistors in Integrated Circuits. Power Systems. Springer, Cham. https://doi.org/10.1007/978-3-319-00500-3_4
Download citation
DOI: https://doi.org/10.1007/978-3-319-00500-3_4
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-00499-0
Online ISBN: 978-3-319-00500-3
eBook Packages: EnergyEnergy (R0)