Skip to main content

Part of the book series: ISNM International Series of Numerical Mathematics ((ISNM,volume 146))

  • 466 Accesses

Abstract

The modeling of interconnect lines using lumped elements results in large nets that in general can only be handled after a reduction of these parasitic elements. This paper presents an alternative to the Padé via Lanczos methods like SymPVL which allows for a direct error estimation by working in the time domain instead of approximating the transfer function. The proposed method uses a direct eigenvalue calculation which is performed with the Jacobi Davidson algorithm.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Reference

  1. R. Freund, P. Feldmann, The SyMPVL Algorithm and Its Applications to Interconnect Simulation. Numerical Analysis Manuscript (1997).

    Google Scholar 

  2. R. Freund, Passive Reduced-Order Models for Interconnect Simulation, and their Computation via Krylov-Subspace Algorithms. Numerical Analysis Manuscript (1998).

    Google Scholar 

  3. M. Günther, Partielle differential-algebraische Systeme in der nvmerischen Zeitbereichsanalyse elektrischer Schaltungen. VDI Verlag GmbH, Fortschritt-Berichte VDI (2001).

    Google Scholar 

  4. M. Kahlert, Reduktion parasitarer Schaltungselemente unter Verwendung der Spektralzerlegung. Thesis of doctorate at the Technical University of Munich, Hieronymus Buchreproduktions GmbH, Munchen, ISBN 3–89791–244–9, 2002.

    Google Scholar 

  5. K. Kerns, Accurate and Stable Reduction of RLC Networks Using Split Congruence Transformations. Thesis of doctorate at the University of Washington; UMI microform 9716864, 1996.

    Google Scholar 

  6. K. Kerns, Stable and Efficient Reduction of Large, Multiport RC Networks by Pole Analysis via Congruence Transformations. IEEE Transactions on Computer-Aided Design of integrated Circuits and Systems 16 (1997) number 7.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2003 Springer Basel AG

About this paper

Cite this paper

Kahlert, M. (2003). Parasitics Reduction for Analog Circuit Simulation. In: Antreich, K., Bulirsch, R., Gilg, A., Rentrop, P. (eds) Modeling, Simulation, and Optimization of Integrated Circuits. ISNM International Series of Numerical Mathematics, vol 146. Birkhäuser, Basel. https://doi.org/10.1007/978-3-0348-8065-7_14

Download citation

  • DOI: https://doi.org/10.1007/978-3-0348-8065-7_14

  • Publisher Name: Birkhäuser, Basel

  • Print ISBN: 978-3-0348-9426-5

  • Online ISBN: 978-3-0348-8065-7

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics