Skip to main content

Zusammenfassung

Im Gegensatz zur binären Arithmetik wird bei der BCD-Arithmetik jede Dezimalziffer einer Zahl separat codiert. Für jede Dezimalziffer braucht man (mindestens) 4 Bits.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 49.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 64.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Literaturverzeichnis zu Kapitel X

  1. Nicoud, J.-D., BCD-Serial Adder-Subtractor, Electronics Letters 5, No. 26, 687–688, (December 1969).

    Article  Google Scholar 

  2. Langdon, G. G., Subtraction by Minuend Complementation, IEEE Trans. on Computers C-18, 74–76 (1969).

    Article  Google Scholar 

  3. Adelfio, S. A., Nolan, C. F., Principles and Applications of Boolean Algebra, Chapter II (p. 22 ff): Arithmetic Operations in any Radix (Hayden Book Co., New York 1964).

    Google Scholar 

  4. Alfke, P., persönliche Mitteilung.

    Google Scholar 

  5. Moesl, G., Elektronische Tischrechnerautomaten (Walter de Gruyter & Co., Berlin 1970).

    Google Scholar 

  6. Sobel, H. S., Introduction to Digital Computer Design (Addison Wesley Publishing Co., Reading, Mass., 1970).

    Google Scholar 

  7. Chu, Y., Digital Computer Design Fundamentals, Chapter II: Digital Arithmetic II (= BCD-Arithmetic) (McGraw-Hill Book Co., New York 1962).

    Google Scholar 

  8. Flores, I., Computer Design, Chapters 11–14 (Prentice Hall Inc., Englewood Cliffs, N. J., 1967).

    Google Scholar 

  9. Parsons, B., Binary and BCD Adders and Subtractors, TI Application Report B47/AN399, Texas Instruments, Dallas, Texas.

    Google Scholar 

  10. Nicoud, J.-D., Calculatrices Décimales, Systèmes Logiques, No. 3, 1–32 (1971).

    Google Scholar 

  11. Couleur, J. F., „BIDEC — A Binary to Decimal or Decimal to Binary Converter, IRE Trans. on Electronic Computers 7, 313–316 (1958).

    Article  Google Scholar 

  12. Texas Instruments, Binary to BCD Converter, TI Application Note N23/AN 369, Texas Instruments, Dallas, Texas, August 1967.

    Google Scholar 

  13. Dean, K. J., A Binary-Decimal Converter using Integrated Circuits, Electronic Engineering 38, 662–664 (1966).

    Google Scholar 

  14. Dean, K. J., Decimal Binary Encoder using Integrated Circuits, Electronic Engineering 39, 744–747 (1967).

    Google Scholar 

  15. Parsons, B., Binary to BCD and BCD to Binary Converters, TI Application Report B41/AN379, Texas Instruments, Dallas, Texas.

    Google Scholar 

  16. Nicoud, J. D., Decimal-Binary Conversion, Electronics Letters 5, No. 13, 294–295 (June 1969).

    Article  Google Scholar 

  17. Nicoud, J. D., Algorithmes et systèmes logiques pour la conversion directe et inverse de binaire en décimal, Systèmes logiques, No. 1, 19–31 (Novembre 1969).

    Google Scholar 

  18. Nicoud, J.-D., Le problème de la conversion de code et les solutions apportées par les systèmes logiques spécialisés, Systèmes Logiques, No. 2, 75–78 (Avril 1970).

    Google Scholar 

  19. Nicoud, J.-D., Convertisseur binaire-décimal en code décimal, Systèmes Logiques, No. 2, 92–97 (Avril 1970).

    Google Scholar 

  20. Nicoud, J.-D., Conversion binaire-décimale en virgule flottante, Systèmes Logiques, No. 2, 98–108, (Avril 1970).

    Google Scholar 

  21. Dean, K. J., Logical Circuits for Use in Iterative Arrays, Electronic Letters 4, No. 5, 81–82 (March 1968). Errata: No. 7, p. 142.

    Article  Google Scholar 

  22. Benedek, Z. M., Moskowitz, B., Convert Binary to BCD without Flip-flops, Electronic Design, No. 21, 58–64 (1968).

    Google Scholar 

  23. Nicoud, J.-D., Réseaux itératifs pour la conversion de code, Systèmes Logiques, No. 2, 79–91 (Avril 1970).

    Google Scholar 

  24. Guild, H. H., Fast Decimal-Binary Conversion, Electronics Letters 5, No. 18, 427–428 (September 1969).

    Article  Google Scholar 

  25. Feier, M. N., Dezimal-binär-dezimal-Konverter nach dem Rückkopplungsprinzip, AGEN-Mitteilungen Nr. 14, 46–56 (Dezember 1972) (erhältlich bei der Geschäftsstelle der AGEN, Institut für Technische Physik der ETH Zürich).

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 1977 Springer Basel AG

About this chapter

Cite this chapter

Shah, A., Saglini, M., Weber, C. (1977). BCD-Arithmetik. In: Integrierte Schaltungen in Digitalen Systemen. Lehr- und Handbücher der Ingeniurwissenschaften, vol 32. Birkhäuser, Basel. https://doi.org/10.1007/978-3-0348-5742-0_3

Download citation

  • DOI: https://doi.org/10.1007/978-3-0348-5742-0_3

  • Publisher Name: Birkhäuser, Basel

  • Print ISBN: 978-3-0348-5743-7

  • Online ISBN: 978-3-0348-5742-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics