Abstract
Approximate computing is an innovative circuit paradigm for lower power and real time image processing architecture within an intelligent satellite. Multiplication and addition are often fundamental functions for many image processing applications. Based on previous approximate compressor designs, a recursive type multiplier is first proposed. A reduced gate-level complexity full adder is then proposed. Extensive simulation results show that the proposed designs achieve significant reductions in area, power and delay compared with exact recursive multiplier and adders, as well as other approximate designs found in the technical literature. An image processing application is performed to further show that the performance of the proposed approximate designs for image processing achieves a very good accuracy (measured by the peak signal to noise ratio) as well as substantial reductions in power dissipation and delay.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Han, J., Orshansky, M.: Approximate computing: an emerging paradigm for energy-efficient design. In: Proceedings of the ETS 2013: Proceedings of the 18th IEEE European Test Symposium, Avignon, France, May 2013, pp. 1–6 (2013)
Liang, J., Han, J., Lombardi, F.: New metrics for the reliability of approximate and probabilistic adders. IEEE Trans. Comput. 62(9), 1760–1771 (2013)
Gupta, V., Mohapatra, D., Park, S.P., Raghunathan, A., Roy, K.: IMPACT: imprecise adders for low-power approximate computing. In: ISLPED 2011: Proceedings of the 17th IEEE/ACM International Symposium on Low-Power Electronics and Design, pp. 409–414 (2011)
Mahdiani, H.R., Ahmadi, A., Fakhraie, S.M., Lucas, C.: Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft computing applications. IEEE Trans. Circuits Syst. I Regul. Pap. 57(4), 850–862 (2010)
Kang, S.M., Leblebici, Y.: CMOS Digital Integrated Circuits. McGraw-Hill, New York (1999). ISBN 0-07-116427-8
Rabaey, J.M., Chandrakasan, A.P.: Digital Integrated Circuits, 2nd edn. Prentice Hall, Upper Saddle River (2003). ISBN 0-13-090996-3
Wallace, C.S.: A suggestion for a fast multiplier. IEEE Trans. Electron. Comput. EC–13(1), 14–17 (1964)
Dadda, L.: Some schemes for parallel multipliers. Comput. Arithmetic 34, 349–356 (1965)
Bickerstaff, K.C., Swartzlander, E.E., Schulte, M.J.: Analysis of column compression multipliers. In: The Proceedings of 15th IEEE Symposium on Computer Arithmetic, Vail, CO, USA, June 2001, pp. 33–39 (2001)
Gahlan, N.K., Shukla, P., Kaur, J.: Implementation of Wallace tree multiplier using compressor. Int. J. Comput. Technol. Appl. 3(3), 1194–1199 (2012)
Ma, W., Li, S.: A new high compression compressor for large multiplier. In: ICSIT 2008: 9th International Conference on Solid-State and Integrated-Circuit Technology, Beijing, China, October 2008, pp. 1877–1880 (2008)
Kwon, O., Nowka, K., Swartzlander, E.E.: A16-bitx16-bit MAC design using fast 5:2 compressors. In: Proceedings of IEEE International Conference on Application-Specific Systems, Architectures, and Processors, Boston, MA, USA, July 2000, pp. 235–243 (2000)
Chang, C.H., Gu, J., Zhang, M.: Ultra low-voltage low-power CMOS 4–2 and 5–2 compressors for fast arithmetic circuits. IEEE Trans. Circuits Syst. I Regul. Pap. 51(10), 1985–1997 (2004)
Prasad, K., Parhi, K.K.: Low-power 4–2 and 5–2 compressors. In: Conference Record of the Thirty-Fifth Asilomar Conference on Signals, Systems and Computers, Pacific Grove, CA, USA, November 2001, vol. 1, pp. 129–133 (2001)
Swartzlander, E.E.: Truncated multiplication with approximate rounding. In: Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems and Computers, Pacific Grove, CA, USA, October 1999, vol. 2, pp. 1480–1483 (1999)
Schulte, M.J., Swartzlander, E.E.: Truncated multiplication with correction constant [for DSP]. In: Workshop on VLSI Signal Processing VI, Veldhoven, Netherlands, October 1993, pp. 388–396 (1993)
Kulkarni, P., Gupta, P., Ercegovac, M.: Trading accuracy for power with an underdesigned multiplier architecture. In: Proceedings of the VLSID 2011: The Proceedings of 24th International Conference on VLSI Design, Chennai, India, January 2011, pp. 346–351 (2011)
Liu, C., Han, J., Lombardi, F.: A low-power, high-performance approximate multiplier with configurable partial error recovery. In: Proceedings of the DATE 2014: The Proceedings of IEEE Design and Test in Europe (DATE) Conference, March 2014, p. 95 (2014)
Kyaw, K.Y., Goh, W.L., Yeo, K.S.: Low-power high-speed multiplier for error-tolerant application. In: 2010 IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC), Hong Kong, China, December 2010, pp. 1–4 (2010)
Lu, S.-L.: Speeding up processing with approximation circuits. Computer 37(3), 67–73 (2004)
Momeni, A., Han, J., Montuschi, P., Lombardi, F.: Design and analysis of approximate compressors for multiplication. IEEE Trans. Comput. 64(4), 984–994 (2015)
Lin, C.H., Lin, I.C.: High accuracy approximate multiplier with error correction. In: Proceedings of the ICCD 2013: The 2013 IEEE 31st International Conference on Computer Design (ICCD), Asheville, NC, USA, October 2013, pp. 33–38 (2013)
Bhardwaj, K., Mane, P.S., Henkel, J.: Power-and area-efficient Approximate Wallace Tree Multiplier for error-resilient systems. In: Symposium ISQED 2014: 15th International Symposium on Quality Electronic Design (ISQED), Santa Clara, CA, USA, March 2014, pp. 263–269 (2014)
Gupta, V., Mohapatra, D., Park, S.P., Raghunathan, A., Roy, K.: IMPACT: imprecise adders for low-power approximate computing. In: Proceedings of the 17th IEEE/ACM International Symposium on Low-Power Electronics and Design, Fukuoka, Japan, August 2011, pp. 409–414 (2011)
Yang, Z., Han, J., Lombardi, F.: Approximate compressors for error-resilient multiplier design. In: Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), pp. 183–186 (2015)
Shams, A.M., Darwish, T.K., Bayoumi, M.A.: Performance analysis of low-power 1-bit CMOS full adder cells. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 10(1), 20–29 (2002)
Lau, M.S., Ling, K.V., Chu, Y.C.: Energy-aware probabilistic multiplier: design and analysis. In: Proceedings of the 2009 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, Grenoble, France, October 2009, pp. 281–290 (2009)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2021 ICST Institute for Computer Sciences, Social Informatics and Telecommunications Engineering
About this paper
Cite this paper
Yang, Z., Lv, R., Li, X., Wang, J., Yang, J. (2021). Approximate Computing Based Low Power Image Processing Architecture for Intelligent Satellites. In: Wu, Q., Zhao, K., Ding, X. (eds) Wireless and Satellite Systems. WiSATS 2020. Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, vol 358. Springer, Cham. https://doi.org/10.1007/978-3-030-69072-4_28
Download citation
DOI: https://doi.org/10.1007/978-3-030-69072-4_28
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-69071-7
Online ISBN: 978-3-030-69072-4
eBook Packages: Computer ScienceComputer Science (R0)