Skip to main content
SpringerLink
Log in

Combined State Splitting and Merging for Implementation of Fast Finite State Machines in FPGA

  • Conference paper
  • First Online:
Book cover Computer Information Systems and Industrial Management (CISIM 2020)

Part of the book series: Lecture Notes in Computer Science ((LNISA,volume 12133))

  • 616 Accesses

Abstract

A new method of the synthesis of finite state machines is proposed. In this method, the speed of FSM is taken into account already at the early stage of synthesis process. The method is based on sequential merging and splitting two internal states regarding to speed of FSM. This parameter may decrease with reduction of internal states, but splitting internal states leads to decrease of number of variables in logic functions which describe combinational part of FSM. This parameter has a great influence on a critical delay path. The results of experiments showing efficiency of proposed approach are also presented.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Miyazaki, N., Nakada, H., Tsutsui, A., Yamada, K., Ohta, N.: Performance improvement technique for synchronous circuits realized as LUT-based FPGA’s. IEEE Trans. Very Large Scale Integr. VLSI Syst. 3(3), 455–459 (1995)

    Article  Google Scholar 

  2. Jozwiak, L., Slusarczyk, A., Chojnacki, A.: Fast and compact sequential circuits through the information-driven circuit synthesis. In: Proceedings of the Euromicro Symposium on Digital Systems Design, Warsaw, Poland, 4–6 September 2001, pp. 46–53 (2001)

    Google Scholar 

  3. Huang, S.-Y.: On speeding up extended finite state machines using catalyst circuitry. In: Proceedings of the Asia and South Pacific Design Automation Conference (ASAP-DAC), Yokohama, January–February 2001, pp. 583–588 (2001)

    Google Scholar 

  4. Jóźwiak, L., Ślusarczyk, A., Gawlowski, D.: Multi-objective optimal FSM state assignment. In: Proceedings of the 9th Euromicro Conference on Digital System Design (DSD 2006), Dubrovnik, Croatia. IEEE (2006)

    Google Scholar 

  5. Czerwiński, R., Kania, D.: Synthesis method of high speed finite state machines. Bull. Pol. Acad. Sci. Tech. Sci. 58(4), 635–644 (2010)

    Google Scholar 

  6. Oliveira, D.L., Bompean, D., Curtinhas, T., Faria, L.A.: Design of locally-clocked asynchronous finite state machines using synchronous CAD tools. In: Proceedings of 4th Latin American Symposium on Circuits and Systems (LASCAS), Cusco, Peru. IEEE (2013)

    Google Scholar 

  7. Pedroni, V.A.: Introducing deglitched-feedback plus convergent encoding for straight hardware implementation of asynchronous finite state machines. In: Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), May, pp. 2345–2348. IEEE (2015)

    Google Scholar 

  8. Barbosa, F.T.D.F., De Oliveira, D.L., Curtinhas, T.S., de Abreu Faria, L., Luciano, J.F.D.S.: Implementation of locally-clocked XBM state machines on FPGAs using synchronous CAD tools. IEEE Trans. Circuits Syst. I Regul. Pap. 64(5), 1064–1074 (2017)

    Article  Google Scholar 

  9. Solov’ev, V.V.: Splitting the internal states in order to reduce the number of arguments in functions of finite automata. J. Comput. Syst. Sci. Int. 44(5), 777–783 (2005)

    MATH  Google Scholar 

  10. Salauyou, V.: Synthesis of high-speed finite state machines in FPGAs by state splitting. In: Saeed, K., Homenda, W. (eds.) CISIM 2016. LNCS, vol. 9842, pp. 741–751. Springer, Cham (2016). https://doi.org/10.1007/978-3-319-45378-1_64

    Chapter  Google Scholar 

  11. Klimowicz, A.: Performance targeted minimization of incompletely specified finite state machines for implementation in FPGA devices. In: Proceedings of Euromicro Conference on Digital System Design, Vienna, pp. 145–150 (2017)

    Google Scholar 

  12. Klimovich, A.S., Solov’ev, V.V.: Minimization of mealy finite-state machines by internal states gluing. J. Comput. Syst. Sci. Int. 51(2), 244–255 (2012). https://doi.org/10.1134/S1064230712010091

    Article  MathSciNet  MATH  Google Scholar 

  13. Klimovich, A.S., Solov’ev, V.V.: A method for minimizing Moore finite-state machines by merging two states. J. Comput. Syst. Sci. Int. 50(6), 907–920 (2011). https://doi.org/10.1134/S1064230711040113

    Article  MathSciNet  MATH  Google Scholar 

  14. Zakrevskij, A.D.: Logic Synthesis of Cascade Circuits. Nauka, Moscow (1981). (in Russian)

    MATH  Google Scholar 

  15. Yang, S.: Logic synthesis and optimization benchmarks user guide. Version 3.0. Technical report. North Carolina. Microelectronics Center of North Carolina (1991)

    Google Scholar 

  16. Rho, J.-K., Hachtel, G., Somenzi, F., Jacoby, R.: Exact and heuristic algorithms for the minimization of incompletely specified state machines. IEEE Trans. Comput. Aided Des. 13, 167–177 (1994)

    Article  Google Scholar 

Download references

Acknowledgements

The work was supported by the grant from Bialystok University of Technology and funded with resources for research by the Ministry of Science and Higher Education in Poland.

Author information

Authors and Affiliations

  1. Bialystok University of Technology, Bialystok, Poland

    Adam Klimowicz

Authors
  1. Adam Klimowicz
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Adam Klimowicz .

Editor information

Editors and Affiliations

  1. Bialystok University of Technology, Bialystok, Poland

    Khalid Saeed

  2. VSB - Technical University of Ostrava, Ostrava, Czech Republic

    Jiří Dvorský

Rights and permissions

Reprints and permissions

Copyright information

© 2020 Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Klimowicz, A. (2020). Combined State Splitting and Merging for Implementation of Fast Finite State Machines in FPGA. In: Saeed, K., Dvorský, J. (eds) Computer Information Systems and Industrial Management. CISIM 2020. Lecture Notes in Computer Science(), vol 12133. Springer, Cham. https://doi.org/10.1007/978-3-030-47679-3_6

Download citation

  • DOI: https://doi.org/10.1007/978-3-030-47679-3_6

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-030-47678-6

  • Online ISBN: 978-3-030-47679-3

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation