Skip to main content
SpringerLink
Log in
Book cover

Viruses, Hardware and Software Trojans pp 647–729Cite as

Countermeasures Against Hardware Trojans

  • Chapter
  • First Online:

  • 844 Accesses

Abstract

This section is essentially a systematized review of the results of studies dedicated to methods of counteracting hardware Trojans in microcircuits . It should be said from the very beginning that there are no such countermeasures that would ensure absolute protection from such threats. As noted above, there are no methods that would allow 100% identification of defects in manufactured microcircuits.

Wide variety of hardware Trojans creates equally wide variety of associated security threats, which has lead to the necessity to develop concepts of ensuring secure operation of systems containing infected microcircuits.

One of the ways to solve this task is the prevention of the possibility of activation of introduced Trojans. Security can be improved with the help of multi-level protection, in which every level is independently aimed at certain mechanisms of Trojan activation with subsequent integration of all these measures into general strategy of system protection.

Today, hundreds of research teams all around the world are looking for effective ways to solve this task.

At first, we will present an overview of the most common methods of hardware and software protection—data protection, protected microcircuit architectures on the RTL level, reconfigurable microcircuit architectures, replication, and other protection methods.

After that, we will consider the architectural solutions of a Trojan-resistant system on chip, features of applying the IEEE 1500 standard, using mathematical instruments of the games theory, classic methods of information forensic and features of using a sandbox to protect SoC from Trojans . We will also separately consider the method of FPGA protection from unauthorized copying based on the Identification Friend or Foe method.

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   89.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   119.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. E. Kuznetsov, A. Saurov, Hardware trojans. Part 4: software and hardware countermeasures. Nanoindustry 2, 42 (2017)

    Google Scholar 

  2. E. Kuznetsov, A. Saurov, Hardware trojans. Part 1: new threats to cyber security. Nanoindustry 7(69), 16–25 (2016)

    Google Scholar 

  3. E. Kuznetsov, A. Saurov, Hardware trojans. Part 3: examples of implementation, means of introduction and activation. Nanoindustry 8(70), 12–21 (2016)

    Google Scholar 

  4. A. Waksman, S. Sethumadhavan, Silencing hardware backdoors. Security and Privacy (SP), 2011 IEEE Symposium. IEEE, 49–63 (2011)

    Google Scholar 

  5. C. Gentry, Computing arbitrary functions of encrypted data. Communications of the ACM 53(3), 97–105 (2010)

    Google Scholar 

  6. R.S. Chakraborty, S. Narasimhan, S. Bhunia, Hardware trojan: threats and emerging solutions, in High Level Design Validation and Test Workshop, 2009. HLDVT 2009. IEEE International. IEEE (2009), 166–171

    Google Scholar 

  7. LW. Kim, J.D. Villasenor, C.K. Koc, A trojan-resistant system-on-chip bus architecture, in Military Communications Conference, 2009. MIL-COM 2009. IEEE (2009), pp. 1–6

    Google Scholar 

  8. A. Das et al., Detecting/preventing information leakage on the memory bus due to malicious hardware, in Proceedings of the Conference on Design, Automation and Test in Europe. European Design and Automation Association (2010), pp. 861–866

    Google Scholar 

  9. G. Bloom et al., Providing secure execution environments with a last line of defense against trojan circuit attacks. Comput. Sec. 28(7), 660–669 (2009)

    Google Scholar 

  10. G.E. Suh et al., AEGIS: architecture for tamper-evident and tamper-resistant processing, in Proceedings of the 17th annual international conference on Supercomputing. ACM (2003), pp. 160–171

    Google Scholar 

  11. M. Anderson, C. North, K. Yiu, Towards countering the rise of the silicon trojan. DSTO Technical Report DSTOTR-2220. DSTO Information Sciences Laboratory (2008)

    Google Scholar 

  12. M. Hicks et al., Overcoming an untrusted computing base: detecting and removing malicious hardware automatically, in Security and Privacy (SP), 2010 IEEE Symposium. IEEE (2010), pp. 159–172

    Google Scholar 

  13. A. Belous, V. Saladukha, S. Shvedau, in Space Microelectronics, vol. 1, 2 (Artech House, London, 2017). ISBN: 9781630812577

    Google Scholar 

  14. C. Sturton et al., Defeating UCI: building stealthy and malicious hardware, in Security and Privacy (SP), 2011 IEEE Symposium. IEEE (2011), pp. 64–77

    Google Scholar 

  15. M. Abramovici, P. Bradley, Integrated circuit w security: new threats and solutions, in Proceedings of the 5th Annual Workshop on Cyber Security and Information Intelligence Research: Cyber Security and Information Intelligence Challenges and Strategies. ACM, p. 55

    Google Scholar 

  16. D.Y. Deng, A.H. Chan, G.E. Suh, Hardware authentication leveraging performance limits in detailed simulations and emulations, in Proceedings of the 46th Annual Design Automation Conference. ACM (2009) 682–687

    Google Scholar 

  17. J.B. Webb, Methods for securing the integrity of FPGA configurations. Dis. Virginia Polytechnic Institute and State University (2006)

    Google Scholar 

  18. S. Trimberger, Trusted design in FPGAs, in Design Automation Conference, 2007. DAC’07. 44th ACM/IEEE. IEEE (2007), pp. 5–8

    Google Scholar 

  19. A. Baumgarten, A. Tyagi, J. Zambreno, Preventing IC piracy using reconfigurable logic barriers. IEEE Des. Test Comput. 27(1), 66–75 (2010)

    Google Scholar 

  20. T. Huffmire et al., Moats and drawbridges: an isolation primitive for reconfigurable hardware based systems, in Security and Privacy, 2007. SP’07. IEEE Symposium. IEEE (2007), pp. 81–295

    Google Scholar 

  21. M.L. Silva, J.C. Ferreira, Creation of partial FPGA configurations at run-time, in Digital System Design: Architectures, Methods and Tools (DSD), 2010 13th Euromicro Conference. IEEE (2010), pp. 80–87

    Google Scholar 

  22. B. Newgard, C. Hoffman, Using multiple processors in a single reconfigurable fabric for high-assurance applications, in Hardware-Oriented Security and Trust (HOST), 2010 IEEE International Symposium on. IEEE (2010), pp. 25–29

    Google Scholar 

  23. D. McIntyre et al., Dynamic evaluation of hardware trust, in Hardware-Oriented Security and Trust, 2009. HOST 09. IEEE International Workshop. IEEE (2009), pp. 108–111

    Google Scholar 

  24. S.S. Kumar et al., The butterfly PUF protecting IP on every FPGA, in Hardware-Oriented Security and Trust, 2008. HOST 2008. IEEE International Workshop. IEEE (2008) pp. 67–70

    Google Scholar 

  25. G. Trouessin et al., Improvement of data processing security by means of fault tolerance, in Proceedings Of The 14th National Computer Security Conference (NCSC’14) (1991.), pp. 295–304

    Google Scholar 

  26. A. Shamir, How to share a secret. Commun. ACM 22 (11), 612–613 (1979)

    Google Scholar 

  27. E. Kuznetsov, A. Saurov, Hardware trojans. Part 2: prevention and detection methods. Nanoindustry 1(71), 30–40 (2017)

    Google Scholar 

  28. K. Jarvinen et al., Garbled circuits for leakage-resilience: hardware implementation and evaluation of one-time programs, in Cryptographic Hardware and Embedded Systems, CHES 2010, (Springer Berlin Heidelberg, 2010), pp. 383–397

    Google Scholar 

  29. L.-W. Kim, J.D. Villasenor, C.K. Koc, A trojan-resistant system-on-chip bus architecture. Electrical Engineering Department, University of California, Los Angeles 2 Computer Science Department, University of California, Santa Babara May 15 (2009)

    Google Scholar 

  30. F. Wolff, C. Papachristou, S. Bhunia, R. Chakraborty, Towards trojan-free trusted ICs: problem analysis and detection scheme, in Proceedings, Design Automation and Test in Europe (DATE’09) (Munich, Germany, March 10—14, 2008), pp. 1362—1365

    Google Scholar 

  31. Y. Jin, Y. Makris, Hardware trojan detection using path delay fingerprint, in IEEE International Workshop on Hardware-Oriented Security and Trust (HOST’08) (2008), pp. 51–57

    Google Scholar 

  32. X. Wang. Hardware trojan attacks: threat analysis and low-cost countermeasures through golden-free detection and secure design, January (2014)

    Google Scholar 

  33. DARPA. TRUST, in Integrated Circuits (TIC) (2007). http://www.darpa.mil/MTO/solicitations/baa07-24

  34. R.S. Chakraborty, S. Narasimhan, S. Bhunia, Hardware trojan: threats and emerging solutions, in High-Level Design Verification and Test Workshop (2009)

    Google Scholar 

  35. L. Lin, W. Burleson, C. Parr, MOLES: malicious o_-chip leakage enabled by side- channels. Int. Conf. Comput.-Aided Des (2009)

    Google Scholar 

  36. Y. Jin, Y. Makris, Hardware trojans in wireless cryptographic ICs. IEEE Des. Test Comput. 27(1), 26–35 (2010)

    Article  Google Scholar 

  37. Cyber Security Awareness Week ESC. http://www.poly.edu/csaw-embedded

  38. X. Wang, S. Narasimhan, A. Krishna, T. Mal-Sarkar, S. Bhunia, Sequential hardware trojan: side-channel aware design and placement, in IEEE 29th International Conference on Computer Design (ICCD) (2011)

    Google Scholar 

  39. A. Maiti, J. Casarona, L. McHale, P. Schaumont, A large scale characterization of RO-PUF, in Proc. IEEE Intl. Workshop on Hardware-Oriented Security and Trust (HOST) (2010)

    Google Scholar 

  40. S. Narasimhan, X. Wang, D. Du, R.S. Chakraborty, S. Bhunia, TeSR: a robust temporal self-referencing approach for hardware trojan detection, in Proc. IEEE Intl. Workshop on Hardware-Oriented Security and Trust (HOST) (2011)

    Google Scholar 

  41. X. Wang, T. Mal-Sarkar, A. Krishna, S. Narasimhan, S. Bhunia, Software exploitable hardware trojans in embedded processor, in IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) (2012)

    Google Scholar 

  42. M. Tehranipoor, F. Koushanfar, A survey of hardware Trojan taxonomy and detection. IEEE Des. Test Comput. 27(1), 10–25 (2010)

    Article  Google Scholar 

  43. Y Jin, Y. Makris. Hardware trojan detection using path delay finngerprint, HOST (2008)

    Google Scholar 

  44. S.T. King et al., Designing and implementing malicious hardware, in USENIX Workshop on LEET (2008)

    Google Scholar 

  45. R.R. Rivest, The RC5 Encryption Algorithm, FSE (1994)

    Google Scholar 

  46. R. Karri, J. Rajendran, K. Rosenfeld, M. Tehranipoor. Toward trusted hardware: Identifying and classifying hardware Trojans. IEEE Computer Magazine (2010)

    Google Scholar 

  47. A.R. Alameldeen, D.A. Wood, in Adaptive Cache Compression for High Performance Processors. ISCA (2004)

    Google Scholar 

  48. H. Asadi et al., in Reliability Tradeoffs in Design of Cache Memories. Workshop on Architectural Reliability (2005)

    Google Scholar 

  49. A.J. van de Goor, Using March Tests to Test SRAMs. IEEE Des. Test Comput. March (1993)

    Google Scholar 

  50. S. Hamdioui, A.J. van de Goor, An Experimental Analysis of Spot Defects in SRAMs: Realistic Fault Models and Tests. ATS (2000)

    Google Scholar 

  51. S. Hamdioui et al., in Memory Test Experiment: Indistrial Results and Data, IEE Proceedings (2006)

    Google Scholar 

  52. Predictive Technology Model. http://www.eas.asu.edu/_ptm/

  53. Y. Lu et al., FPGA implementation and analysis of random delay insertion countermeasure against DPA, in Proceedings of the International Conference on ICECE Technology (FTP08) (2008)

    Google Scholar 

  54. D. Hely et al., Scan design and secure chip, in IEEE Intl. On-Line Testing Symposium (2004)

    Google Scholar 

  55. Synopsys Veri_cation IP: http://www.synopsys.com/Tools/Verification/FunctionalVeri_cation/Veri_cationIP/Pages/default.aspx

  56. P. Bernardi et al., Exploiting an I-IP for in-_eld SoC test. DFT (2004)

    Google Scholar 

  57. S. Narasimhan et al., Improving IC security against trojan attacks through integration of security monitors. IEEE Des. Test Comput. Spec. Iss. Smart Sili. (2012)

    Google Scholar 

  58. Intellitech Test-IP Product Family: http://www.intellitech.com/-products/boundaryscantest.asp

  59. S. Tabatabaei et al., Embedded timing analysis: a SoC infrastructure. IEEE Des. Test Comput. (2002)

    Google Scholar 

  60. E. Dupont et al., Embedded robustness IPs for transient-error-free ICs. IEEE Des. Test Comput. (2002)

    Google Scholar 

  61. J. Bordelon et al., A strategy for mixed-signal yield improvement. IEEE Des. Test Comput. (2002)

    Google Scholar 

  62. Y. Zorian., Guest editor’s introduction: what is infrastructure IP? IEEE Des. Test Comput (2002)

    Google Scholar 

  63. F. DaSilva et al., Overview of the IEEE P1500 standard. ITC (2003)

    Google Scholar 

  64. IEEE 1500 Embedded Core Test: http://grouper.ieee.org/groups/1500/

  65. IEEE 1450.6 Core Test Language (CTL): http://grouper.ieee.org/groups/ctl/

  66. D.D. Josephson et al., Debug methodology for the McKinley processor. ITC (2001)

    Google Scholar 

  67. B. Yang et al., Secure scan: a design-for-test architecture for crypto chips. DAC (2005)

    Google Scholar 

  68. J. Lee et al., Securing scan design using lock & key technique. DFT (2005)

    Google Scholar 

  69. S. Paul et al., VIm-scan: a low overhead scan design approach for protection of secret key in scan-based secure chips. VTS (2007)

    Google Scholar 

  70. Q. Xu et al., Delay fault testing of core-based systems-on-a-chip. Date (2003)

    Google Scholar 

  71. X. Wang et al., Role of power grid in side channel attack and power-grid-aware secure design. DAC (2013)

    Google Scholar 

  72. Towards a Hardware Trojan Detection Cycle, Adrian Dabrowski, Heidelinde Hobel, Johanna Ullrich, Katharina Krombholz, Edgar Weippl SBA Research, Vienna, Austria, E-mail: (firstletterfirstname) (lastname)@sba-research.org

    Google Scholar 

  73. X. Wang, S. Narasimhan, A.R. Krishna, T. Mal-Sarkar, S. Bhunia, Sequential hardware trojan: Side-channel aware design and placement, in 2011 IEEE 29th International Conference on Computer Design (ICCD) (2011), pp. 297—300

    Google Scholar 

  74. H. Khattri, N.K.V Mangipudi, S. Mandujano, Hsdl: a security development lifecycle for hardware technologies, in Hardware-Oriented Security and Trust (HOST), 2012 IEEE International Symposium on. IEEE (2012), pp. 116—121

    Google Scholar 

  75. O.C. Gotel, C. Finkelstein. An analysis of the requirements traceability problem, in Requirements Engineering, 1994. Proceedings of the First International Conference on. IEEE (1994), pp. 94–101

    Google Scholar 

  76. C. Krieg, A. Dabrowski, H. Hobel, K. Krombholz, E. Weippl. Hardware malware. Synt. Lect. Inf. Sec. Pri. Trust 4(2), 1–115 (2013)

    Google Scholar 

  77. A. Dabrowski, P. Fejes, J. Ullrich, K. Krombholz, H. Hobel, E. Weippl, Poster: hardware trojans—detect and react? in Network and Distributed System Security (NDSS) Symposium, 2014, Extended Abstract and Poster Session. Internet Society (2014)

    Google Scholar 

  78. G. Becker, F. Regazzoni, C. Paar, W Burleson, Stealthy dopantlevel hardware trojans, in Cryptographic Hardware and Embedded Systems—CHES 2013, ser. Lecture Notes in Computer Science, vol. 8086, G. Bertoni, J.-S. Coron (eds.) (Springer Berlin, Heidelberg, 2013), pp. 197–214

    Google Scholar 

  79. M. Rathmair, F. Schupfer, Hardware trojan detection by specifying malicious circuit properties, in Proceedings of 2013 IEEE 4th International Conference on Electronics Information and Emergency Communication (2013), pp. 394—397

    Google Scholar 

  80. S. Smith, J. Di, Detecting malicious logic through structural checking, in IEEE Region 5 2007: Proceedings of the Region 5 Technical Conference (2007), pp. 217—222

    Google Scholar 

  81. X. Zhang, M. Tehranipoor, Case study: detecting hardware trojans in third-party digital IP cores, in HOST 2011: Proceedings of the IEEE Hardware-Oriented Security and Trust Symposium (2011), pp. 67—70

    Google Scholar 

  82. R.S. Chakraborty, S. Bhunia, Security against hardware trojan through a novel application of design obfuscation, in ICCAD 2009: Proceedings of the International Conference on Computer-Aided Design (2009), pp. 113—116

    Google Scholar 

  83. M. Banga, M. Hsiao, A region based approach for the identification of hardware trojans, in HOST 2008: Proceedings of the IEEE International Workshop on Hardware-Oriented Security and Trust (2008)

    Google Scholar 

  84. C. Lamech, R. Rad, M. Tehrani, J. Plusquellic, An experimental analysis of power and delay signal-to-noise requirements for detecting trojans and methods for achieving the required detection sensitivities. IEEE Trans. Inf. Forensics Sec. 6, 1170–1179 (2011)

    Google Scholar 

  85. X. Zhang, N. Tuzzio, M. Tehranipoor, Red team: design of intelligent hardware trojans with known defense schemes, in 2011 IEEE 29th International Conference on Computer Design (ICCD) (2011), pp. 309–312

    Google Scholar 

  86. F. Koushanfar, A. Mirhoseini, A unified framework for multimodal submodular integrated circuits trojan detection. IEEE Trans. Inf. Forensics Sec. 6, 162–174 (2011)

    Google Scholar 

  87. H. Salmani, M. Tehranipoor, J. Plusquellic, A novel technique for improving hardware trojan detection and reducing trojan activation time, in IEEE Transactions on Very Large Scale Integration (VLSI) Systems (2011)

    Google Scholar 

  88. M. Banga, M. Hsiao, A novel sustained vector technique for the detection of hardware trojans, in VLSI Design 2009: 22nd International Conference on VLSI Design (2009), pp. 327–332

    Google Scholar 

  89. S. Wei, S. Meguerdichian, M. Potkonjak, Gate-level characterization: foundations and hardware security applications, in DAC 2010: Proceedings of the 47th Conference on Design Automation (2010), pp. 222–227

    Google Scholar 

  90. C. Bobda, J. Mead, T.J-L. Whitaker, C. Kamhoua, K. Kwiat, Hardware Sandboxing: A Novel Defense Paradigm Against Hardware Trojans in Systems on Chip. University of Arkansas JBHT Building Fayetteville, AR 72701, Air Force Research Lab Cyber Assurance Branch 525 Brooks Road Rome, NY 13441 charles.kamhoua.1@us.af.mil, kevin

    Google Scholar 

  91. S. Bhunia, M. Hsiao, M. Banga, S. Narasimhan, Hardware trojan attacks: threat analysis and countermeasures. Proce. IEEE 102(8), pp. 1229—1247, August (2014)

    Google Scholar 

  92. M. Tehranipoor, F. Koushanfar, A survey of hardware trojan taxonomy and detection. Des. Test Comput. IEEE. 27(1), 10–25 January (2010)

    Google Scholar 

  93. S. Mitra, H.S.P. Wong, S. Wong, Stopping hardware trojans in their tracks. A few adjustments could protect chips against malicious circuitry January (2015). http://spectrum.ieee.org/semiconductors/design/stopping-hardware-trojansin-their-tracks

  94. Y. Alkabani, F. Koushanfar, M. Potkonjak, Remote activation of ICs for piracy prevention and digital right management, in ICCAD (2007), pp. 674—677

    Google Scholar 

  95. IEEE standard for property specification language (psl). IEEE Std 1850–2010 (Revision of IEEE Std 1850-2005), April (2010), pp. 1-18

    Google Scholar 

  96. R.S. Chakraborty, S. Bhunia, Security against hardware trojan attacks using key-based design obfuscation. J. Elect. Test. 27(6), 767–785 (2011). https://doi.org/10.1007/s10836-011-5255-2

  97. Y. Alkabani, F. Koushanfar, Active hardware metering for intellectual property protection and security, in USENIX Security Symp (2007), pp. 291—306

    Google Scholar 

  98. M. Banga, M. Hsiao, A region based approach for the identification of hardware trojans, in Hardware-Oriented Security and Trust, 2008. HOST 2008. IEEE International Workshop, June (2008), pp. 40–47

    Google Scholar 

  99. D. Forte, C. Bao, A. Srivastava, Temperature tracking: an innovative run-time approach for hardware trojan detection, in Computer-Aided Design (ICCAD), 2013 IEEE/ACM International Conference, November (2013), pp. 532–539

    Google Scholar 

  100. C. Lamech, R. Rad, M. Tehranipoor, J. Plusquellic, An experimental analysis of power and delay signal-to-noise requirements for detecting trojans and methods for achieving the required detection sensitivities. Inf. Forensics Sec. IEEE Trans. 6(3), 1170–1179 September (2011)

    Google Scholar 

  101. B. Cakir B, S. Malik, Hardware trojan detection for gate-level ics using signal correlation based clustering, Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition. DATE’15 (EDA Consortium, San Jose, CA, USA 2015), 471–476. http://dl.acm.org/citation.cfm?id=2755753.2755860

  102. A. Sengupta, S. Bhadauria, Untrusted third party digital ip cores: Power-delay trade-off driven exploration of hardware trojan secured data path during high level synthesis, in Proceedings of the 25th Edition on Great Lakes Symposium on VLSI. Р 167–172. GLSVLSI’15 (ACM, New York, NY, USA, 2015). http://doi.acm.org/10.1145/2742060.2742061

  103. X. Zhang, M. Tehranipoor, Case study: detecting hardware trojans in third-party digital ip cores, in Hardware-Oriented Security and Trust (HOST), 2011 IEEE International Symposium, June (2011), pp. 67–70

    Google Scholar 

  104. S. Bhunia, M. Abramovici, D. Agrawal, P. Bradley, M. Hsiao, J. Plusquellic, M. Tehranipoor, Protection against hardware trojan attacks: towards a comprehensive solution. Design Test, IEEE 30(3), 6–17, June (2013)

    Google Scholar 

  105. F. Hategekimana, A. Tbatou, C. Bobda, C.A. Kamhoua, K.A. Kwiat, Hardware isolation technique for irc-based botnets detection, in International Conference on ReConFigurable Computing and FPGAs, ReConFig 2015 (Riviera Maya, Mexico, December 7–9, 2015), pp. 1-6. http://dx.doi.org/10.1109/ReConFig.2015.7393319

  106. ARM: Trust zone January (2015). http://www.arm.com/products/processors/technologies/trustzone/

  107. W. Venema, Isolation mechanisms for commodity applications and platforms. Tech. Rep. RC24725(W0901–048), IBM (01 2009)

    Google Scholar 

  108. A. Pnueli, Special issue semantics of concurrent computation the temporal semantics of concurrent programs. Theor. Comput. Sci. 13(1), 45–60 (1981). http://www.sciencedirect.com/science/article/pii/0304397581901109

  109. Z. Glazberg, M. Moulin, A. Orni, S. Ruah, E. Zarpas, Psl: Beyond hardware verification, in S. Ramesh, P. Sampath P (eds.) Next Generation Design and Verification Methodologies for Distributed Embedded Control Systems, pp. 245–260 (Springer, Netherlands, 2007). http://dx.doi.org/10.1007/978-1-4020-6254-4_19

  110. M.C. Stamm, I. Savidis, B. Taskin, Securing Integrated Circuits Against Hardware Trojans Using Information Forensics. - Dept. of Electrical and Computer Engineering, Drexel University

    Google Scholar 

  111. M.C. Stamm, W.S. Lin, K.J.R. Liu, Forensics vs. anti-forensics: a decision and game theoretic framework, in IEEE International Conference on Acoustic, Speech, and Signal Processing (ICASSP) (Kyoto, Japan, March 2012), pp. 1749–1759

    Google Scholar 

  112. M.C. Stamm, M. Wu, K.J. Liu. Information forensics: an overview of the first decade. IEEE Acc. 1, 167—200 (2013)

    Google Scholar 

  113. R. Rad, J. Plusquellic, M. Tehranipoor, A sensitivity analysis of power signal methods for detecting hardware trojans under real process and environmental conditions. IEEE Trans. VLSI (TVLSI) 18(2), 1735–1744, December (2010)

    Google Scholar 

  114. D. Komolov, Using special memory microcircuits to ensure FPGA protection from copying. Comp. Technol, 12 (2008)

    Google Scholar 

  115. A. Kolossov, R. Zolotukha, A study of special memory microcircuits to ensure FPGA protection from copying. www.maxim-ic.com/DS28E01

  116. F. Koushanfar, Integrated Circuits Metering for Piracy Protection and Digital Rights Management: An Overview (Electrical and Computer Engineering Rice University, Houston, TX)

    Google Scholar 

  117. Y. Alkabani, F. Koushanfar, N. Kiyavash, M. Potkonjak. Trusted integrated circuits: a nondestructive hidden characteristics extraction approach, in IH (2008), pp. 102—117

    Google Scholar 

  118. B. Barak, O. Goldreich, R. Impagliazzo, S. Rudich, A. Sahai, S. Vadhan, K. Yang, On the (im)possibility of obfuscating programs, in CRYPTO (2001), pp. 1—18

    Google Scholar 

  119. A. Baumgarten, A. Tyagi, J. Zambreno, Preventing IC piracy using reconfigurable logic barriers. IEEE Des. Test Comput. 27, 66—75 (2010)

    Google Scholar 

  120. R. Chakraborty, S. Bhunia, Hardware protection and authentication through netlist level obfuscation, in ICCAD (2008), pp. 674–677

    Google Scholar 

  121. S. Devadas, B. Gassend, Authentication of integrated circuits. US Patent 7,840,803 (2010)

    Google Scholar 

  122. B. Gassend, D. Clarke, M. van Dijk, S. Devadas, Silicon physical random functions, in CCS (2002), pp. 148–160

    Google Scholar 

  123. D. Holcomb, W Burleson, K. Fu, Power-up SRAM state as an identifying fingerprint and source of true random numbers. IEEE Trans. Comput. 58(9), 1198–1210, September (2009)

    Google Scholar 

  124. J. Huang, J. Lach, IC activation and user authentication for security-sensitive systems, in HOST (2008), pp. 76–80

    Google Scholar 

  125. F. Koushanfar, Active integrated circuits metering techniques for piracy avoidance and digital rights management, in Technical Report TREE1101, ECE Dept., Rice University (2011)

    Google Scholar 

  126. F. Koushanfar, Book Chapter, in Introduction to Hardware Security and Trust, M. Tehranipoor, C. Wang (eds.), Chapter Hardware metering (A survey. Springer, 2011)

    Google Scholar 

  127. F. Koushanfar, G. Qu, Hardware metering, in Design Automation Conference, DAC (2001), pp. 490–493

    Google Scholar 

  128. F. Koushanfar, G. Qu, M, Potkonjak. Intellectual property metering, in IH (2001), pp. 81–95

    Google Scholar 

  129. K. Lofstrom, W.R. Daasch, D. Taylor, Ic identification circuit using device mismatch, in ISSCC (2000), pp. 372–373

    Google Scholar 

  130. R. Maes, D. Schellekens, P Tuyls, I. Verbauwhede, Analysis and design of active IC metering schemes, in HOST (2009), pp. 74–81

    Google Scholar 

  131. C. Mouli, W. Carriker, Future fab: how software is helping intel go nano-and beyond, in IEEE Spectrum, March (2007)

    Google Scholar 

  132. J. Roy, F. Koushanfar, I. Markov, Protecting bus-based hardware ip by secret sharing, in DAC (2008), pp. 846–851

    Google Scholar 

  133. J. Roy, F. Koushanfar, I. Markov, EPIC: ending piracy of integrated circuits, in DATE (2008), pp. 1069–1074

    Google Scholar 

  134. J. Roy, F. Koushanfar, I. Markov, Ending piracy of integrated circuits. IEEE Comput. 43, 30–38 (2008)

    Google Scholar 

  135. U. Rtihrmair, S. Devadas, F. Koushanfar, Book Chapter, in Introduction to Hardware Security and Trust, M. Tehranipoor, C. Wang (eds.), Chapter Security based on Physical Unclonability and Disorder. Springer (2011)

    Google Scholar 

  136. B. Santo, Plans for next-gen chips imperile, in IEEE Spectrum, August (2007)

    Google Scholar 

  137. L. Yuan, G. Qu, Information hiding in finite state machine, in IH (2004), pp. 340–354

    Google Scholar 

  138. A. Baumgarten, M. Steffen, M. Clausman, J. Zambreno, A case study in hardware Trojan design and implementation. Int. J. Inf. Sec. 10, 1–14 (2010)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Integral, Minsk, Belarus

    Anatoly Belous & Vitali Saladukha

Authors
  1. Anatoly Belous
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Vitali Saladukha
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Anatoly Belous .

Rights and permissions

Reprints and permissions

Copyright information

© 2020 Springer Nature Switzerland AG

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Belous, A., Saladukha, V. (2020). Countermeasures Against Hardware Trojans. In: Viruses, Hardware and Software Trojans. Springer, Cham. https://doi.org/10.1007/978-3-030-47218-4_7

Download citation

  • DOI: https://doi.org/10.1007/978-3-030-47218-4_7

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-030-47217-7

  • Online ISBN: 978-3-030-47218-4

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation