Abstract
Trying to size a logic gate in isolation is a fruitless task. Making the gate larger will obviously reduce its external and total delay. But it will increase loading on the preceding stage. The aim of sizing should be to optimize the delay of a meaningful logic chain rather than a single gate. The best way to do this is by using logical effort. Logical effort assigns unitless numbers to gates which describe the normalized encumbrance they face by virtue of being “complicated”. This allows very powerful and versatile optimizations to be performed on entire logic chains. Logical effort techniques are invaluable in the design of complicated circuits, especially when large loads are observed. This is the case in critical circuitry such as power distribution, clock networks, pin drivers, and memory peripheral circuits.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2020 Springer Nature Switzerland AG
About this chapter
Cite this chapter
Abbas, K. (2020). Logical Effort. In: Handbook of Digital CMOS Technology, Circuits, and Systems. Springer, Cham. https://doi.org/10.1007/978-3-030-37195-1_4
Download citation
DOI: https://doi.org/10.1007/978-3-030-37195-1_4
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-37194-4
Online ISBN: 978-3-030-37195-1
eBook Packages: EngineeringEngineering (R0)