Skip to main content

Latches and Flip-Flops

  • Chapter
  • First Online:
Fundamentals of Digital Electronics

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 623))

  • 1549 Accesses

Abstract

Latches and flip-flops are basic sequential logic devices. The operation of SR and D latches are presented. The application SR latch for eliminating contact bounces in mechanical switches is explained. The operation of D, T and JK flip-flops is explained. Flip-flops using Master-Slave latches are also explained. Set-up time and hold time are the timing requirements of flip-flops. The timing requirements of flip-flop are defined and the method of measuring them is presented.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 54.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 69.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 99.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Modelling Latches and Flip-flops (2013) Lab Workbook, Xilinx

    Google Scholar 

  2. Datasheet of Single D-Type Latch with 3-state output, SN74LVC1G373, Texas Instruments, May 2017

    Google Scholar 

  3. Eric M (2018) Schwartz, Switch De-bouncing with software, EEL3744C, Rev. 0, University of Florida, June 2018

    Google Scholar 

  4. Switch Bounce and Other Dirty Little Secrets, Maxim Application Note 287, Dallas Semiconductor, Sep 2000

    Google Scholar 

  5. Maier Emrys (2015) Designing with the SN74LVC1G123 monostable multivibrator, application report SLVA720. Texas Instruments, USA

    Google Scholar 

  6. Okumura T, Hashimoto M (2010) Setup time, hold time and clock-to-Q delay computation under dynamic supply noise. In: IEEE custom integrated circuits conference

    Google Scholar 

  7. Dally W, Poulton J (2001) Digital system engineering. Cambridge Univ. Press, Cambridge

    MATH  Google Scholar 

  8. Kumar R, Bollapalli KC, Garg R, Soni T, Khatri SP (2009) A robust pulsed flip-flop and its use in enhanced scan design. In: IEEE international conference on computer design

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2020 Springer Nature Switzerland AG

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Natarajan, D. (2020). Latches and Flip-Flops. In: Fundamentals of Digital Electronics. Lecture Notes in Electrical Engineering, vol 623. Springer, Cham. https://doi.org/10.1007/978-3-030-36196-9_8

Download citation

  • DOI: https://doi.org/10.1007/978-3-030-36196-9_8

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-030-36195-2

  • Online ISBN: 978-3-030-36196-9

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics