Abstract
Digital ICs are available with TTL, CMOS and BiCMOS technologies for a wide range of logic functions. The technologies and the general parameters of digital ICs are presented. Logic switching voltage levels, Noise margin, Fan-out, Absolute maximum ratings and ESD ratings for CMOS devices are some of the general parameters of ICs.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
CMOS Power Consumption and Cpd Calculation, SCAA035B, June 1997, Texas Instruments
Logic Guide (2017) Texas Instruments
General Information for MECL 10HTM and MECL 10KTM, Application Note TND309D, June 2002, ON Semiconductor®
Elgamel M, Bayoumi M (2006) Interconnect noise optimization in nanometer technologies. Springer, Heidelberg
LS TTL Data, DL121/D, Rev. 6, ON Semiconductor®, Jan 2000
Bhushan M, Ketchen MB (2015) CMOS test and evaluation. Springer, Heidelberg
Natarajan D (2015) Reliable design of electronic equipment: an engineering guide. Springer, Heidelberg
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD), ESD prevention, C11892EJ1V1IF00, NEC Corporation, Jul 1997
Adler R, Hofland JR (1972) Logic pulser and probe: a new digital trouble shooting team. HP J
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Switzerland AG
About this chapter
Cite this chapter
Natarajan, D. (2020). Technologies and General Parameters of ICs. In: Fundamentals of Digital Electronics. Lecture Notes in Electrical Engineering, vol 623. Springer, Cham. https://doi.org/10.1007/978-3-030-36196-9_14
Download citation
DOI: https://doi.org/10.1007/978-3-030-36196-9_14
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-36195-2
Online ISBN: 978-3-030-36196-9
eBook Packages: EngineeringEngineering (R0)