Outlook and Summary

  • Thomas Owen JamesEmail author
Part of the Springer Theses book series (Springer Theses)


The scaling of the track finder demonstrator to the proposed final size system is discussed. It is shown how the Hough transform and Kalman filter FPGA implementations scale to the latest generation of FPGA devices that allow for 25 Gb/s transceivers and many more logic resources per chip.


  1. 1.
    Xilinx Inc (2017) UltraScale architecture and product data sheet: overview, product specification, DS890 (v2.11).
  2. 2.
    Samtec Inc. (2016) FireFly optical half cables application note, revision 1.
  3. 3.
    Bobillier V et al (2016) MicroTCA and AdvancedTCA equipment evaluation and developments for LHC experiments. JINST 11:C02022.,
  4. 4.
  5. 5.
    PICMG (2006) Micro telecommunications computing architecture short form specification.
  6. 6.
    Private correspondence, Rose A. Electronic Engineer, Department of Physics, Imperial College London, andrew.william.rose@cern.chGoogle Scholar
  7. 7.
    Private correspondence, Iles G. Electronic Engineer, Department of Physics, Imperial College London, gregory.iles@cern.chGoogle Scholar

Copyright information

© Springer Nature Switzerland AG 2019

Authors and Affiliations

  1. 1.Department of PhysicsImperial College LondonLondonUK

Personalised recommendations