FPGA-Based Implementations of Fractional-Order Chaotic Systems

  • Esteban Tlelo-Cuautle
  • Ana Dalia Pano-Azucena
  • Omar Guillén-Fernández
  • Alejandro Silva-Juárez


From time simulation applying Grünwald-Letnikov, Adams-Bashforth-Moulton, or other approximation methods, one can describe the iterative equations in a way that the fractional-order chaotic oscillator can be implemented in digital hardware. This chapter describes the implementation using FPGAs. Special attention is devoted to show VHDL descriptions of the different logic blocks, memory modules, and finite-state machine. Some aspects to reduce digital hardware resources, particularly on FPGAs, are discussed, as well as combinatorial and sequential implementation issues.


VHDL description Entity Architecture Computer arithmetic Grünwald-Letnikov Adams-Bashforth-Moulton RAM ROM Short-memory principle Cumulative sum FPGA 


  1. 1.
    W. Deng, Short memory principle and a predictor–corrector approach for fractional differential equations. J. Comput. Appl. Math. 206(1), 174–188 (2007)MathSciNetCrossRefGoogle Scholar
  2. 2.
    I. Petráš, Fractional-Order Nonlinear Systems: Modeling, Analysis and Simulation (Springer, Berlin, 2011)CrossRefGoogle Scholar
  3. 3.
    D.K. Shah, R.B. Chaurasiya, V.A. Vyawahare, K. Pichhode, M.D. Patil, FPGA implementation of fractional-order chaotic systems. AEU Int. J. Electron. Commun. 78, 245–257 (2017)CrossRefGoogle Scholar
  4. 4.
    C.A. Monje, Y. Chen, B.M. Vinagre, D. Xue, V. Feliu-Batlle, Fractional-Order Systems and Controls: Fundamentals and Applications (Springer, Berlin, 2010)CrossRefGoogle Scholar
  5. 5.
    M.F. Tolba, A.M. AbdelAty, N.S. Soliman, L.A. Said, A.H. Madian, A.T. Azar, A.G. Radwan, FPGA implementation of two fractional order chaotic systems. AEU Int. J. Electron. Commun. 78, 162–172 (2017)CrossRefGoogle Scholar
  6. 6.
    Z. Seifoori, Z. Ebrahimi, B. Khaleghi, H. Asadi, Introduction to emerging SRAM-based FPGA architectures in dark silicon era, in Advances in Computers, vol. 110 (Elsevier, San Diego, 2018), pp. 259–294Google Scholar
  7. 7.
    D. Harris, S. Harris, Digital Design and Computer Architecture (Morgan Kaufmann, Amsterdam, 2010)Google Scholar
  8. 8.
    W.J. MacLean, An evaluation of the suitability of FPGAs for embedded vision systems, in 2005 IEEE Computer Society Conference on Computer Vision and Pattern Recognition (CVPR’05)-Workshops (IEEE, Piscataway, 2005), pp. 131–131Google Scholar
  9. 9.
    J.M. Rabaey, A.P. Chandrakasan, B. Nikolic, Digital Integrated Circuits, vol. 2 (Prentice Hall, Englewood Cliffs, 2002)Google Scholar
  10. 10.
  11. 11.
    U. Meyer-Baese, Digital Signal Processing with Field Programmable Gate Arrays, vol. 65 (Springer, Berlin, 2007)zbMATHGoogle Scholar
  12. 12.
    X. Dong, X. Wu, G. Sun, Y. Xie, H. Li, Y. Chen, Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement, in 2008 45th ACM/IEEE Design Automation Conference (IEEE, Piscataway, 2008), pp. 554–559Google Scholar
  13. 13.
    D. Etiemble, M. Israel, Comparison of binary and multivalued ICs according to VLSI criteria. Computer 21(4), 28–42 (1988)CrossRefGoogle Scholar
  14. 14.
    A. Sheikholeslami, R. Yoshimura, P.G. Gulak, Look-up tables (LUTs) for multiple-valued, combinational logic, in Proceedings. 1998 28th IEEE International Symposium on Multiple-Valued Logic (Cat. No. 98CB36138) (IEEE, Piscataway, 1998), pp. 264–269Google Scholar
  15. 15.
    V. Betz, J. Rose, How much logic should go in an FPGA logic block. IEEE Des. Test Comput. 15(1), 10–15 (1998)CrossRefGoogle Scholar
  16. 16.
    S. Ma, Y. Xu, W. Yue, Numerical solutions of a variable-order fractional financial system. J. Appl. Math. 2012, Article ID 417942 (2012)MathSciNetzbMATHGoogle Scholar

Copyright information

© Springer Nature Switzerland AG 2020

Authors and Affiliations

  • Esteban Tlelo-Cuautle
    • 1
  • Ana Dalia Pano-Azucena
    • 1
  • Omar Guillén-Fernández
    • 1
  • Alejandro Silva-Juárez
    • 1
  1. 1.INAOETonantzintlaMexico

Personalised recommendations