Skip to main content

System-Level Modeling and Simulation of MPSoC Run-Time Management Using Execution Traces Analysis

  • Conference paper
  • First Online:
Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS 2019)

Abstract

Dynamic management of modern Multi-Processors System on Chip (MPSoC) become mandatory for optimization purpose. Evaluation of these managers is essential early in the design process to guarantee a reduced design cycle. However, most of the existing system-level simulation-based frameworks consider static application mapping and do not consider the run-time management effects. In this work, we present a modeling and simulation approach that allows integration of run-time management strategies in MPSoC system simulation. We have integrated the proposed approach in an industrial modeling and simulation framework. A case-study with seven applications running on a heterogeneous multicore platform is considered and different management strategies are evaluated according to latency and power consumption criteria.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Notes

  1. 1.

    As can be seen in Fig. 2, \(t_{1,2}\) and \(t_{1,3}\) are executed three times for each iteration of App1. \(App_2\) is a 2-task application.

References

  1. Exynos 5 octa (5422). http://www.samsung.com/exynos

  2. Intel cofluent studio. http://www.intel.com/

  3. Sdf3. http://www.es.ele.tue.nl/sdf3

  4. Butko, A., Bruguier, F., Novo, D., Gamatié, A., Sassatelli, G.: Exploration of performance and energy trade-offs for heterogeneous multicore architectures. arXiv preprint arXiv:1902.02343 (2019)

  5. IEEE computer society: IEEE standard SystemC language reference manual. IEEE Std. 1666–2011 (9 2011). http://standards.ieee.org/getieee/1666/

  6. Lee, E.A., Messerschmitt, D.G.: Static scheduling of synchronous data flow programs for digital signal processing. IEEE Trans. Comput. 100(1), 24–35 (1987)

    Article  Google Scholar 

  7. Lemaitre, J., Le Moigne, R.: Dynamic migration and performance optimization of deterministic applications across platform components using intel cofluent studio. In: DAC Workshop on System-to-Silicon Performance Modeling and Analysis, June 2015

    Google Scholar 

  8. Lieverse, P., Van Der Wolf, P., Vissers, K., Deprettere, E.: A methodology for architecture exploration of heterogeneous signal processing systems. J. VLSI Signal Process. Syst. Signal Image Video Technol. 29(3), 197–207 (2001)

    Article  Google Scholar 

  9. Pimentel, A., Erbas, C., Polstra, S.: A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Trans. Comput. 55(2), 99–112 (2006)

    Article  Google Scholar 

  10. Quan, W., Pimentel, A.: A hybrid task mapping algorithm for heterogeneous MPSoCs. ACM Trans. Embed. Comput. Syst. (TECS) 14(1), 14 (2015)

    Google Scholar 

  11. Singh, A., Dziurzanski, P., Mendis, H., Indrusiak, L.: A survey and comparative study of hard and soft real-time dynamic resource allocation strategies for multi-/many-core systems. ACM Comput. Surv. (CSUR) 50(2), 24 (2017)

    Article  Google Scholar 

  12. Singh, A.K., Kumar, A., Srikanthan, T.: A hybrid strategy for mapping multiple throughput-constrained applications on MPSoCs. In: Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems, pp. 175–184. ACM (2011)

    Google Scholar 

  13. Singh, A.K., Shafique, M., Kumar, A., Henkel, J.: Resource and throughput aware execution trace analysis for efficient run-time mapping on MPSoCs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(1), 72–85 (2016)

    Article  Google Scholar 

  14. Weichslgartner, A., Wildermann, S., Gangadharan, D., Glaß, M., Teich, J.: A design-time/run-time application mapping methodology for predictable execution time in MPSoCs. ACM Trans. Embed. Comput. Syst. (TECS) 17(5), 89 (2018)

    Google Scholar 

  15. Zahaf, H., Benyamina, A., Olejnik, R., Lipari, G.: Energy-efficient scheduling for moldable real-time tasks on heterogeneous computing platforms. J. Syst. Architect. 74, 46–60 (2017)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to S. Yang .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Yang, S., Le Nours, S., Méndez Real, M., Pillement, S. (2019). System-Level Modeling and Simulation of MPSoC Run-Time Management Using Execution Traces Analysis. In: Pnevmatikatos, D., Pelcat, M., Jung, M. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2019. Lecture Notes in Computer Science(), vol 11733. Springer, Cham. https://doi.org/10.1007/978-3-030-27562-4_20

Download citation

  • DOI: https://doi.org/10.1007/978-3-030-27562-4_20

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-030-27561-7

  • Online ISBN: 978-3-030-27562-4

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics